Skip to main content

Analog Circuit Design for Process Variation-Resilient Systems-on-a-Chip

  • Book
  • © 2012

Overview

  • Describes a variety of variation-tolerant analog circuit design examples, including from RF front-ends, high-performance ADCs and baseband filters
  • Includes built-in testing techniques, linked to current industrial trends
  • Balances digitally-assisted performance tuning with analog performance tuning and mismatch reduction approaches
  • Describes theoretical concepts as well as experimental results for test chips designed with variation-aware techniques
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 16.99 USD 84.99
Discount applied Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (7 chapters)

Keywords

About this book

This book describes several techniques to address variation-related design challenges for analog blocks in mixed-signal systems-on-chip. The methods presented are results from recent research works involving receiver front-end circuits, baseband filter linearization, and data conversion. These circuit-level techniques are described, with their relationships to emerging system-level calibration approaches, to tune the performances of analog circuits with digital assistance or control. Coverage also includes a strategy to utilize on-chip temperature sensors to measure the signal power and linearity characteristics of analog/RF circuits, as demonstrated by test chip measurements.   

  • Describes a variety of variation-tolerant analog circuit design examples, including from RF front-ends, high-performance ADCs and baseband filters;
  • Includes built-in testing techniques, linked to current industrial trends;
  • Balances digitally-assisted performance tuning with analog performance tuning and mismatch reduction approaches;
  • Describes theoretical concepts as well as experimental results for test chips designed with variation-aware techniques.

Authors and Affiliations

  • , Dept. of Electrical & Computer Engineeri, Northeastern University, Boston, USA

    Marvin Onabajo

  • , Dept. of Electrical & Computer Engineeri, Texas A&M University, College Station, USA

    Jose Silva-Martinez

Bibliographic Information

Publish with us