Abstract
HERE is an international effort underway to discover a replacement for the CMOS transistor which will, within about one decade, not submit to further feature size scaling. There are many different candidates to replace the CMOS FET, but according to ITRS [1], none of them appear at this time to offer functional properties that are universally superior to the extremely scaled FET.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (International SEMATECH, Austin, TX, 2007)
The Intel Microprocessor Quick Reference Guide and TSCP Benchmark Scores
W. Gitt, Information – the 3rd fundamental quantity. Siemens Rev 56, 36 (1989)
H. Moravec, When will computer hardware match the human brain? J. Evol. Technol. 1, 1 (1998)
V.V. Zhirnov, R.K. Cavin, J.A. Hutchby, G.I. Bourianoff, Limits to binary logic switch scaling – A Gedanken Model. Proc. IEEE 91, 1934 (2003)
R.K. Cavin, V.V. Zhirnov, J.A. Hutchby, G.I. Bourianoff, Energy barriers, demons, and minimum energy operation of electronic devices. Fluctuation Noise Lett. 5, C29 (2005)
R.K. Cavin, V.V. Zhirnov, D.J.C. Herr, A. Avila, J.A. Hutchby, Research directions and challenges in nanoelectronics. J. Nanopart. Res. 8, 841 (2006)
J. von Neumann, Theory of Self-Reproducing Automata (University of Illinois Press, Urbana, IL, 1966)
J. von Neumann, The Computer and the Brain (Yale University Press, New Haven/London, 1959)
R.L. Geiger, P.E. Allen, N.R. Strader, VLSI Design Techniques for Analog and Digital Circuits (McGraw-Hill, New York, 1990)
J.M. Rabaey, Digital Integrated Circuits (Prentice-Hall, Upper Saddle River, NJ, 1996)
J.W. Joyner, Limits on device packing density as 2-D tiling problem, unpublished
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Zhirnov, V.V., Cavin, R.K., Bourianoff, G.I. (2010). New State Variable Opportunities Beyond CMOS: A System Perspective. In: Amara, A., Ea, T., Belleville, M. (eds) Emerging Technologies and Circuits. Lecture Notes in Electrical Engineering, vol 66. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9379-0_2
Download citation
DOI: https://doi.org/10.1007/978-90-481-9379-0_2
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9378-3
Online ISBN: 978-90-481-9379-0
eBook Packages: EngineeringEngineering (R0)