Abstract
As devices become increasingly complex and faster, high-speed serial interfaces such as PCI-Express, SerialATA, XAUI and others are proliferating. Several trends in semiconductor technologies accelerate the adoption of serial interfaces, in order to mitigate the high pin-count and the data-channel skewing problems. In this section, we describe the basics of operation and test of high-speed serial links.
High-speed serial links are composed of a transmitter (TX) and a receiver (RX) communicating over a channel. Figure 1.1 shows the typical block diagram of a transceiver for high-speed serial links. Due to the limited number of I/O pins in a chip and density constraints on the number of wires between the chips, the links usually convert parallel data to serial one using a serializer before transmitting the data. In the receiver side, this serial data is reconverted to the original parallel data using a deserializer. A clock and data recovery (CDR) circuit in the receiver extracts the clock information from the data to synchronize the receiver with the incoming data because, in serial communication systems, the clock signal is embedded in the data. Thus, the CDR circuit plays a critical role in determining the quality of serial communication systems, including influencing metrics such as bit error rate (BER). As the data rates continue to increase and approach speed of multi-gigabits/second the signal is distorted by the bandwidth limitation of the channel. In order to compensate for channel loss, a pre-emphasis at the TX and an equalizer at the RX are implemented in the system. In addition, a simple pattern generator and an error detector are found in most transceiver designs for testing purposes.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Partin J, Li M (2002) Comparison and correlation of signal integrity measurement techniques. DesignCon
Ou N et al. (July–Aug. 2004) Jitter models for the design and test of Gbps-speed serial interconnects, IEEE Des Test Comp 21(4):302–313
Tektronix (2003) A Guide to Understanding and Characterizing Timing Jitter. Available at www.tektronix.com/jitter
National Committee for Information Technology Standardization (NCITS) (2003) T11.2/ Project 1316-DT/ Rev 10.0, Fibre Channel-Methodologies for Jitter and Signal Quality Specification-MJSQ, 10 March 2003
Sunter S, Roy A (Sep 1999) BIST for Phase-Locked Loops in Digital Applications. In: Proceedings of International Test Conference, pp 532–540
Sunter S, Roy A (July–Aug 2004) On-chip digital jitter measurement, from megahertz to gigahertz. IEEE Des Test Comp 21(4):314–321
Chan AH, Roberts GW (Jan 2004) A jitter characterization system using component-invariant vernier delay line. IEEE Trans Very Large Scale Integr (VLSI) Sys 12(1):79–95
Mak TM et al. (July–Aug 2004) Testing Gbps interfaces without a gigahertz tester. IEEE Des Test Comp 21(4):278–286
Robertson I et al. (Nov 2005) Testing high-speed, large scale implementation of SerDes I/Os on chips used in throughput computing systems. In: Proceedings of International Test Conference, pp 1–8
Laquai B et al. (Oct 2001) Testing gigabit multilane serdes interfaces with passive jitter injection filters. In: Proceedings of International Test Conference, pp 297–304
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Hong, D., Cheng, KT. (2010). Introduction. In: Efficient Test Methodologies for High-Speed Serial Links. Lecture Notes in Electrical Engineering, vol 51. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3443-4_1
Download citation
DOI: https://doi.org/10.1007/978-90-481-3443-4_1
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-3442-7
Online ISBN: 978-90-481-3443-4
eBook Packages: EngineeringEngineering (R0)