Abstract
This chapter explores the mathematical analyses and bit-sliced architectures of the pipelined implementations of two controlpath circuits: integer comparator and loadable bidirectional counter supported by the FlexiCore CAD tool currently.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Perri, S., Zicari, P., Corsonello, P.: Efficient absolute difference circuits in Virtex-5 FPGAs. In: Proceedings of the15th IEEE Mediterranean Electrotechnical Conference (MELECON), pp. 309–313 (2010)
Stan, M.R., Tenca, A.F., Ercegovac, M.D.: Long and fast up/down counters. IEEE Trans. Comput. 47(7), 722–735 (1998)
Xilinx Inc.: Virtex-5 libraries guide for HDL designs, UG621 (v11.3). http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/virtex5_hdl.pdf Cited 6 Sep 2009
Xilinx Inc.: Virtex-5 FPGA xtremeDSP design considerations user guide, UG193 (v3.5). http://www.xilinx.com/support/documentation/user_guides/ug193.pdf Cited 26 Jan 2012
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2016 Springer India
About this chapter
Cite this chapter
Palchaudhuri, A., Chakraborty, R.S. (2016). Architecture of Controlpath Circuits. In: High Performance Integer Arithmetic Circuit Design on FPGA. Springer Series in Advanced Microelectronics, vol 51. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2520-1_5
Download citation
DOI: https://doi.org/10.1007/978-81-322-2520-1_5
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-2519-5
Online ISBN: 978-81-322-2520-1
eBook Packages: EngineeringEngineering (R0)