Abstract
This chapter discusses some common arithmetic datapath circuits which can significantly contribute to the critical path delay, either due to their long, cascading path delay, or undesirable inference of logic elements and their irregular placement on the Xilinx fabric logic. We present pipelined implementations of arithmetic datapath circuits, which when combined with their constrained and careful placement on the fabric logic, significantly improve their performance. Simultaneously, we present the associated mathematical analyses and proofs of correctness for the proposed architecture.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Athow, J.L., Al-Khalili, A.J.: Implementation of large–integer hardware multiplier in Xilinx FPGA. In: 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 1300–1303 (2008)
Brent, R.P., Kung, H.T.: A regular layout for parallel adders. IEEE Trans. Comput. C–31(3), 260–264 (1982)
C.R, Baugh, Wooley, B.A.: A two’s complement parallel array multiplication algorithm. IEEE Trans. Comput. C–22(12), 1045–1047 (1973)
Chapman, K.: Xilinx Inc., Saving costs with the SRL16E, white paper: Xilinx FPGAs WP271 (v1.0). http://www.xilinx.com/support/documentation/white_papers/wp271.pdf Cited 22 May 2008
Chen, G., Liu, F.: Proofs of correctness and properties of integer adder circuits. IEEE Trans. Comput. 59(1), 134–136 (2010)
de Dinechin, F., Pasca, B.: Designing custom arithmetic data paths with FloPoCo. IEEE Des. Test Comput. 28(3), 18–27 (2011)
Dinechin, F. de, Pasca, B.: Large multipliers with fewer DSP blocks. In: International Conference on Field Programmable Logic and Applications (FPL), pp. 250–255 (2009)
Feng, L., QingPing, T., Ait, M.O.: Formal proof of integer adders using all-prefix-sums operation. Sci. China Inf. Sci. 55(9), 1949–1960 (2012)
Griesbach, W.R., Kolagotla, R.K.: Squarer With Diagonal Row Merged Into Folded Partial Product Array. U.S. Patent 6,018,758 Available: http://www.google.com.ar/patents/US6018758 Cited 25 Jan. 2000
Hormigo, J., Jaime, F.J., Villalba, J., Zapata, E.L.: Efficient implementation of carry–save adders in FPGAs. In: 20th IEEE International Conference on Application–specific Systems, Architectures and Processors (ASAP), pp. 207–210 (2009)
Kolagotla, R.K., Griesbach, W.R., Srinivas, H.R.: VLSI Implementation of 350 MHz 0.35\(\mu \)m 8 bit merged squarer. Electron. Lett. J. 34(1), 47–48 (1998)
Koren, I.: Computer Arithmetic Algorithms, 2nd edn. A. K. Peters, Ltd., Natick (2002)
Kroft, D.: Comments on a two’s complement parallel array multiplication. IEEE Trans. Comput. C–23(12), 1327–1327 (1974)
Parhami, B.: Computer Arithmetic: Algorithms and Hardware Design, 2nd edn. Oxford University Press, New York (2000)
Parhi, K.K.: VLSI Digital Signal Processing Systems: Design and Implementation. Wiley, New Delhi (2007)
Perri, S., Zicari, P., Corsonello, P.: Efficient Absolute Difference Circuits in Virtex–5 FPGAs. In: 15th IEEE Mediterranean Electrotechnical Conference (MELECON), pp. 309–313 (2010)
Wires, K.E., Schulte, M.J., Marquette, L.P., Balzola, P.I.: Combined Unsigned and Two’s Complement Squarers. In: Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers 2, 1215–1219 (1999)
Xilinx Inc.: 7 Series FPGAs configurable logic block, UG474 (v1.5). http://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf Cited 6 Aug 2013
Xilinx Inc.: Application note: spartan–3 FPGA series, using look–up tables as shift registers (SRL16) in spartan–3 generation FPGAs. http://www.xilinx.com/support/documentation/application_notes/xapp465.pdf Cited 20 May 2005
Xilinx Inc.: Spartan-6 FPGA configurable logic block, UG384 (v1.1).http://www.xilinx.com/support/documentation/user_guides/ug384.pdf Cited 23 Feb 2010
Xilinx Inc.: Virtex–5 FPGA XtremeDSP design considerations user guide, UG193 (v3.5). http://www.xilinx.com/support/documentation/user_guides/ug193.pdf Cited 26 Jan 2012
Xilinx Inc.: Virtex–5 libraries guide for HDL designs, UG621 (v11.3). http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/virtex5_hdl.pdf Cited 6 Sep 2009
Xilinx Inc.: Virtex-6 FPGA configurable logic block, UG364 (v1.2). http://www.xilinx.com/support/documentation/user_guides/ug364.pdf Cited 3 Feb 2012
Zicari, P., Perri, S.: A Fast Carry Chain Adder for Virtex–5 FPGAs. In: 15th IEEE Mediterranean Electrotechnical Conference (MELECON), pp. 304–308 (2010)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2016 Springer India
About this chapter
Cite this chapter
Palchaudhuri, A., Chakraborty, R.S. (2016). Architecture of Datapath Circuits. In: High Performance Integer Arithmetic Circuit Design on FPGA. Springer Series in Advanced Microelectronics, vol 51. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2520-1_4
Download citation
DOI: https://doi.org/10.1007/978-81-322-2520-1_4
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-2519-5
Online ISBN: 978-81-322-2520-1
eBook Packages: EngineeringEngineering (R0)