Advertisement

Effects of scaling and lattice heating on n-MOSFET performance via electrothermal Monte Carlo simulation

  • P. D. Yoder
  • W. Fichtner
Conference paper

Abstract

The technological advances which have enabled fabrication of devices ever deeper into the submicron regime have left many new and unexplored theoretical questions in their wake. In this study, we investigate the effect of self-heating on charge transport and oxide degradation in n-channel MOSFETs as a function of channel length and applied bias via the Monte Carlo and hydrodynamic methods. We demonstrate the increasing importance of self-heating with decreasing device dimension, and show that even moderate lattice heating can significantly suppress the high energy tail of the electron distribution function as well as influence the oxide degradation rate under normal device operation.

Keywords

Lattice Temperature Electron Distribution Function Gate Current High Energy Tail Eyring Model 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Daebin Yim, Hyunchul Kim, Doohun Song, Junho Baek, “Layout optimization of ESD protection TFO-NMOS by two-dimensional device simulation,” Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 1997, pp. 29–31.Google Scholar
  2. [2]
    Steven H. Voldman, Stephen S. Furkay, James R. Slinkman, “Three- Dimensional Transient Electrothermal Simulation of Electrostatic Discharge Protection Circuits,” Electrical Overstress/ Electrostatic Discharge Symposium Proceedings, Las Vegas, Nevada, 1994, pp. 6.2.1–6.2.11.Google Scholar
  3. [3]
    Y. Chen, S. N. Ekkanath Madathil, F. J. Clough, W. I. Milne, “The Influence of Lattice Temperature on SOI MOSFET’s Output Characteristics,” IEE Colloquium on “Physical Modelling of Semiconductor Devices,” April 1995, pp. 8/1–8/4.Google Scholar
  4. [4]
    Hitoshi Yamaguchi, Hiroaki Himi, Shigeyuki Akita, Toshiyuki Morishita, “Analysis of Self-Heating in SOI High Voltage MOS Transistor,” IEICE Transactions on Electronics, E80-C, 1997, pp. 423–429Google Scholar
  5. [5]
    J. W. McPherson, D. A. Baglee, “Acceleration factors for thin oxide breakdown,” J. Electrochem. Soc., vol. 132, p. 1903, 1985.CrossRefGoogle Scholar
  6. [6]
    Koji Eriguchi, Masaaki Niwa, “Correlation Between Lifetime, Temperature and Electrical Stress for Gate Oxide Lifetime Testing,” IEEE Electron Device Letters, vol. 18, p. 577, 1997CrossRefGoogle Scholar
  7. [7]
    Miryeong Song, Kenneth P. MacWilliams, Jason C. S. Woo, “Comparison of NMOS and PMOS Hot Carrier Effects From 300 to 77K,” IEEE Transactions on Electron Devices, vol. 44, pp. 268–275, 1997CrossRefGoogle Scholar
  8. [8]
    Karl Hess, Isik C. Kizilyalli, Joseph W. Lyding, “Giant Isotope Effect in Hot Electron Degradation of Metal Oxide Silicon Devices,” IEEE Transactions on Electron Devices, vol. 45, pp. 406–416, 1998CrossRefGoogle Scholar

Copyright information

© Springer-Verlag/Wien 1998

Authors and Affiliations

  • P. D. Yoder
    • 1
  • W. Fichtner
    • 1
  1. 1.ETH ZürichInstitut für Integrierte SystemeZürichSwitzerland

Personalised recommendations