Abstract
Disregarding the quantum effects in inversion hole layers was shown to result in the false calculation of the distribution of the applied voltage in a tunnel MOS structure which consequently provokes substantial errors in estimating the tunnel currents and the energy of injected electrons.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M. Depas, B. Vermeire, P.W. Mertens, M. Meuris, M.M. Heyns, “Wear-out of ultra-thin gate oxides during high-field electron tunneling,” Semicond. Sci. Tech- nol., vol. 10, pp. 753–758, 1995
H.S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, A. Nakamura, M. Saito, H. Iwai, “1.5 nm direct-tunneling gate oxide Si MOSFETs,” IEEE Trans. Electron Devices, vol. ED-43, no. 8, pp. 1233–1242, 1996
K.M. Chu, D.L. Pulfrey, “An analysis of the DC and small-signal AC performance of the tunnel emitter transistor,” IEEE Trans. Electron Devices, vol. ED-35, no. 2, pp. 188–194, 1988
I.V. Grekhov, A.F. Shulekin, M.I. Vexler, “Silicon Auger transistor — new insight into the performance of a tunnel MIS emitter transistor”, Solid-State Electron., vol. 38, no. 8, pp. 1533–1541, 1995
W.K. Choi, A.E. Owen, “A thyristor model of switching in metal-thin insulator-semiconductor-semiconductor devices: the influence of insulating layer and illumination,”, J. Appl. Phys., vol. 68, no. 12, pp. 6447–6452, 1990
T. Ando, A.B. Fowler, F. Stern, “Electronic properties of two-dimensional systems”, Rev. Mod. Phys., vol. 54, no. 2, 1982
C.-Y. Hu, S. Banerjee, K. Sandra, R. Sivan, “Quantization effects in inversion layer of PMOSFET’s on Si(100) substrates”, IEEE Electron Device Letters, vol. 17, no. 6, pp. 276 – 278, 1996
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer-Verlag/Wien
About this paper
Cite this paper
Shulekin, A.F., Vexler, M.I., Zimmermann, H. (1998). The Role of Quantization Effects in Inversion Hole Layers of Tunnel MOS Structures on n-Si Substrates. In: De Meyer, K., Biesemans, S. (eds) Simulation of Semiconductor Processes and Devices 1998. Springer, Vienna. https://doi.org/10.1007/978-3-7091-6827-1_35
Download citation
DOI: https://doi.org/10.1007/978-3-7091-6827-1_35
Publisher Name: Springer, Vienna
Print ISBN: 978-3-7091-7415-9
Online ISBN: 978-3-7091-6827-1
eBook Packages: Springer Book Archive