Skip to main content

An Analysis of the Effect of Surrounding Gate Structure on Soft Error Immuniy

  • Conference paper
Simulation of Semiconductor Processes and Devices 2004

Abstract

This paper clarifies the effect of surrounding gate structure on soft error immunity in floating body type devices. Alpha-particle-induced soft error simulations were performed with surrounding gate, tri-gate and double gate transistors as transfer devices of DRAM cells. In case of surrounding gate transistor (SGT) cell, the loss of the stored charge in the storage node after an alpha-particle strike can be drastically reduced because the surrounding gate structure can suppress the floating body effect most efficiently by the highest controllability of the body potential compared with other gate structures. Therefore, SGT DRAM cell is a promising candidate for future high density DRAMs having high soft error immunity.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. K. Sunouchi, et al., in Proc. IEDM Tech. Dig., 1989, pp. 23–26.

    Google Scholar 

  2. F. Matsuoka et al., IEEE Trans. Electron Devices, vol. 50, pp. 1638–1644, July 2003.

    Article  Google Scholar 

  3. B. S. Doyle, et al., IEEE Electron Device Lett., vol. 24, pp.263–265, Apr. 2003.

    Article  Google Scholar 

  4. C. M. Hsieh, et al., IEEE Electron Device Lett., vol. 2, pp. 103–105, Apr. 1981.

    Article  Google Scholar 

  5. ATLAS ver. 5.6.0.R, Silvaco int.

    Google Scholar 

  6. International Technology Roadmap for Semiconductors 2001 Edition.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Wien

About this paper

Cite this paper

Matsuoka, F., Sakuraba, H., Masuoka, F. (2004). An Analysis of the Effect of Surrounding Gate Structure on Soft Error Immuniy. In: Wachutka, G., Schrag, G. (eds) Simulation of Semiconductor Processes and Devices 2004. Springer, Vienna. https://doi.org/10.1007/978-3-7091-0624-2_84

Download citation

  • DOI: https://doi.org/10.1007/978-3-7091-0624-2_84

  • Publisher Name: Springer, Vienna

  • Print ISBN: 978-3-7091-7212-4

  • Online ISBN: 978-3-7091-0624-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics