Abstract
This chapter discusses two distinctive technology aspects related to the wafer itself. The first one is how to maintain a flatness of the layers built up on a wafer, despite the fact that a patterning step typically results in a characteristic surface topography. The second one is how to merge subcomponents built on separate wafers. While the semiconductor industry typically builds up the whole device (i.e., the integrated circuit—IC) on a single wafer, MEMS, with its unique micromachining approaches, quite often creates devices that involve two wafers. For solving these two challenges, two important enabling technologies are being utilized. The first one is chemical-mechanical planarization (CMP) to achieve a flat device surface. The second one is wafer bonding, allowing the merging of subcomponents of a system built up on separate wafers.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Komanduri R, Lucca DA, Tani Y (1997) Technological advances in fine abrasive processes. CIRP Ann 46:545–596
Shinn GB, Korthuis V, Grover G, Fang S, Boning DS (2008) Chemical-mechanical polishing. In: Doering R, Nishi Y (eds) Handbook of semiconductor manufacturing technology, 2nd edn. CRC Press, Boca Raton
Gatzen HH, Maetzig JC (1997) Nanogrinding. Precis Eng 21:134–139
Lin P, Maboudian R, Carraro C, Tseng F-G, Wang P-C, Lan Y (2011) Surface treatment and planarizaton. In: Ghodssi R, Lin P (eds) MEMS materials and processes handbook. Springer Science + Business Media, New York. http://link.springer.com/content/pdf/10.1007%2F978-0-387-47318-5.pdf
Holland L (1964) The properties of glass surfaces. Chapman & Hall, London
Izumitani T (1979) Treatise on materials science and technology. Academic, New York
Preston FW (1927) The theory and design of glass plate polishing. Soc Glass Technol J 42:214–256
Preston FW (2005) Some biogeographers, evolutionists and ecologists: chrono-biographical sketches. http://people.wku.edu/charles.smith/chronob/PRES1896.htm. Accessed 31 Oct 2013
Steigerwald JM, Murarka SP, Gutmann RJ (1997) Chemical mechanical planarization of microelectroinics material. Wiley, New York
Khan M, Kim MS (2013) Damascene process and chemical mechanical planarization. Lecture notes, University of Maryland, A. James Clark School of Engineering. http://www.ece.umd.edu/class/enee416/GroupActivities/Damascene%20Presentation.pdf. Accessed 31 Oct 2013
Damascene jewelry—inlaying steel with precious metals (2013) Vintage jewelry lane. http://vintagejewelrylane.com/information/Damasceneinformation.htm. Accessed 31 Oct 2013
Banerjee G, Rhodes RL (2008) Chemical mechanical planarization—historical review and future direction. ECS Trans 13:1–19. doi:10.1149/1.2912973
Kaufman F, Thompson D, Braudie R, Jaso M, Guthrie W, Pearson D, Small M (1991) Chemical mechanical polishing for fabricating patterned W metal features as chip interconnects. J Electrochem Soc 138:3460–3465
Cvetkovic S (2010) Chemisch-mechanisches polieren von microsystemen (chemical-mechanical polishing of MEMS). Ph.D. thesis, Institute for Microtechnology, Leibniz Universität Hannover
Lu CC (2012) Lecture notes, Introduction to semiconductor manufacturing technology, Chapter 12 CMP. National Taipei University of Technology, Taipei. http://www.me.ntut.edu.tw/introduction/teacher/lu/IC%20fabrication_GA/IC_%20Chp%2012.pdf. Accessed 7 Nov 2013
Cvetkovic S, Gatzen HH (2009) Evaluation of a prototype CMP machine for improving the global planarization of MEMS. Proc ASPE, 24th Ann Meet: 315–318
Rohm & Haas Corporation, Newark, DE
Ventzek PLG, Rauf S, Sparks T (2008) Plasma Etch. In: Doering R, Nishi Y (eds) Handbook of semiconductor manufacturing technology, 2nd edn. CPC Press, Boca Raton
Elwenspoek M, Jansen H (2004) Silicon micromachining, 2nd edn. Cambridge University Press, Cambridge
Pabo E (2011) Overview of direct wafer bonding techniques for MEMS applications. MEMS Investor Journal, Inc. http://www.memsjournal.com/2011/10/overview-of-wafer-bonding-techniques-for-mems-applications.html. Accessed 7 Nov 2013
Cunningham SJ, Kupnik M (2011) Wafer bonding. In: Ghodssi R, Lin P (eds) MEMS materials and processes handbook. Springer Science + Business Media, New York
Dziuban JA (2006) Bonding in microsystem technology. In: Itoh K, Lee T, Sarurai T, Sansen WMC, Schmitt-Landsiedel D (eds) Springer series in advanced microelectronics. Springer, New York
Pomerantz DI (1968) Anodic bonding, US patent 3,397,278
Sullivan EC (2010) Hall of fame inventor profile. http://www.invent.org/hall_of_fame/455.html. Accessed 11 Nov 2013
Properties of Pyrex®, Pyrexplus® and low actinic Pyrex Code 7740 glasses (2013) Corning life science, Tewksbury MA. http://catalog2.corning.com/lifesciences/media/pdf/description_of_7740_glasses.pdf. Accessed 7 Nov 2013
Despont M, Gross H, Arrouy F, Stebler C, Staufer U (1996) Fabrication of a silicon–Pyrex–silicon stack by a.c. anodic bonding. Sens Actuators, A 55:219–224
Stengl R, Tan T, Gösele U (1989) A model for the silicon wafer bonding. Jpn J Appl Phys 28:1735–1741
Manual high precision mask & bond aligner MA/BA 6 (2013) Product brochure, SüssMicroTec. http://www.itc.com.gr/console/pdf/15/MA6.pdf. Accessed 29 Nov 2013
SmartView® Automated bond alignment system for universal alignment (2013) Product brochure, EVG, St. Florian am Inn, Austria. http://www.evgroup.com/en/products/bonding/bondalignment/smartview/. Accessed 28 Nov 2013
SmartView®NT automated bond alignment system for universal alignment (2013) EVG, St. Florian am Inn, Austria. http://www.evgroup.com/en/products/bonding/bondalignment/smartviewnt/?SelectedTab=2. Accessed 28 Nov 2013
Robert Bosch GmbH, Stuttgart, Germany
Laski JB (1986) Wafer bonding for silicon-on-insulator technologies. Appl Phys Lett 48:78–80
Shimbo M, Furukawa K, Fukuda K, Tanzawa K (1986) Silicon-to-silicon direct bonding method. J Appl Phys 60:2987–2989
Cristoloveanu S, Celler GK (2008) SOI materials and devices. In: Doering R, Nishi Y (eds) Handbook of semiconductor manufacturing technology, 2nd edn. CPC Press, Boca Raton
Soh HT, Yue CP, McCarthy A, Ryu C, Lee TH, Wong SS, Quate CF (1999) Ultra-low resistance, through-wafer via (TWV) technology and its applications in three dimensional structures on silicon. Jpn J Appl Phys 38:2393–2396
Soh HT, Yue CP, McCarthy A, Ryu C, Lee TH, Quate CF (2013) Through-wafer vias (TWV) and their applications in 3 dimensional structures. http://www.stanford.edu/group/quate_group/Home/HomePages/Presentations/3dipresentation.PDF. Accessed 29 Nov 2013
3D integration schemes (2013) Yole Développement, Lyon-Villeurbanne, France
3D-ICs Introduction (2013) Application note, EVG, St. Florian am Inn, Austria. http://www.evgroup.com/en/solutions/3d-ic/introduction. Accessed 7 Nov 2013
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2015 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Gatzen, H.H., Saile, V., Leuthold, J. (2015). Enabling Technologies I—Wafer Planarization and Bonding. In: Micro and Nano Fabrication. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-44395-8_9
Download citation
DOI: https://doi.org/10.1007/978-3-662-44395-8_9
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-44394-1
Online ISBN: 978-3-662-44395-8
eBook Packages: EngineeringEngineering (R0)