Abstract
In this chapter, we come pretty close to the actual hardware on the chip. For this purpose, the Coarse Structure Model developed before in the hardware description language VERILOG is transformed to a Gate Model or synthesized. The given library of the silicon producer consisting of logic gates, flip-flops, drivers, adders, etc. serves as a base. We will develop a hierarchic model with the higher modules corresponding exactly to the modules of the Coarse Structure Model. Synthesis of this model is partially done manually, partially automatically. The Gate Model is so extensive that in the present volume the reader is introduced to the design method only by examples, and the wealth of technical details is hidden in the expert volume (Chapter H5).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Golze, U. (1996). Synthesis of Gate Model. In: VLSI Chip Design with the Hardware Description Language VERILOG. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-61001-1_8
Download citation
DOI: https://doi.org/10.1007/978-3-642-61001-1_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-64650-8
Online ISBN: 978-3-642-61001-1
eBook Packages: Springer Book Archive