Abstract
The paper presents why power and timing can be improved by physical design automation where the cells are generated on the fly. The non-use of cell libraries allows the implementation of any logic function defined at logic synthesis, using simple gates or static CMOS complex gates – SCCG. The use of SCCG reduces the amount of transistor and helps to reduce wire length. It is discussed the main strategies in the automatic layout synthesis, like transistor topology, contacts and vias management, body ties placement, power lines management, routing management and transistor sizing. In both methodologies, standard cell and automatic layout, it is needed accurate pre-characterization tools. The development of efficient physical design automation is the key to find better solution than traditional standard cell methodologies.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
SIA International Semiconductor Roadmap, Semiconductor Industry Association (2001)
Johann, M., Kindel, M., Reis, R.: Layout Synthesis Using Transparent Cells and FOTC Routing. In: 38th IEEE Midwest Symposium on Circuits and Systems, IEEE Circuits and Systems Society, Rio de Janeiro (1995)
Detjens, E., Gannot, G., Rudell, R., Sangiovanni-Vinccentelli, A.L., Wang, A.: Technology Mapping in MIS. In: Proceedings of ICCAD, pp. 116-119 (1987)
Reis, A., Robert, M., Auvergne, D., Reis, R.: Associating CMOS Transistors with BDD Arcs for Technology Mapping. Electronic Letters 31(14) (July 1995)
Reis, A., Reis, R., Robert, M., Auvergne, D.: Library Free Technology Mapping. In: VLSI: Integrated Systems on Silicon, pp. 303–314. Chapman-Hall, Boca Raton (1997)
Hentschke, R., Reis, R.: Pic-Plac: A Novel Constructive Algorithm for Placement. In: IEEE International Symposium on Circuits and Systems (2003)
Hentschke, R., Reis, R.: Improving Simulated Annealing Placement by Applying Random and Greedy Mixed Perturbations. In: Chip in Sampa, São Paulo, 16th Symposium on Integrated Circuits and Systems Design, IEEE Society Computer Press, Los Alamitos (2003)
Sherwani, N.A.: Algorithms for Physical Design Automation. Kluwer Academic Publishers, Boston (1993)
Sarrafzadeh, M., Wang, M., Yang, X.: Modern Placement Techniques. Kluwer Academic Publishers, Boston (2003)
Cong, J., Shinnerl, R.: Multilevel Optimization in VLSICAD. Kluwer Academic Publishers, Boston (2003)
Chang, C., Cong, J., Xie, M.: Optimality and Scalability Study of Existing Placement Algorithms. In: ASP-DAC. IEEE Society Computer Press, Los Alamitos (2003)
Johann, M., Reis, R.: Net by Net Routing with a New Path Search Algorithm. In: 13th Symposium on Integrated Circuits and Systems Design, Manaus, Proceedings, pp. 144–149. IEEE Computer Society Press, Los Alamitos (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Reis, R. (2003). Power and Timing Driven Physical Design Automation. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_41
Download citation
DOI: https://doi.org/10.1007/978-3-540-39762-5_41
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20074-1
Online ISBN: 978-3-540-39762-5
eBook Packages: Springer Book Archive