Abstract
This book discusses an interdisciplinary study in wireless communication and Very-large-scale integration (VLSI) design, more specifically, implementation of digital baseband processing using reconfigurable architectures. Development of such kind of systems, sometimes referred to as baseband processors [15] or Software-defined radio (SDR) platforms [8], is an important and challenging subject, especially for small-scale base stations (e.g., femtocells) and mobile terminals that must provide reliable services under various operating scenarios with low power consumption.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Z. Abdin, B. Svensson, Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing. Microprocessors Microsyst. Embed. Hardw. Des. 33, 161–178 (2009)
S. Borkar, Thousand core chips - a technology perspective, in 44th Annual Design Automation Conference (DAC), 2007, pp. 746–749
Broadcom, Facts at a glance, Apr 2014. https://www.broadcom.com/docs/company/BroadcomQuickFacts.pdf
A. Chattopadhyay, Ingredients of adaptability: a survey of reconfigurable processors, in VLSI Design, Jan 2013
F. Clermidy, et al., A 477mW NoC-based digital baseband for MIMO 4G SDR. in IEEE International Solid-State Circuits Conference (ISSCC), Feb 2010, pp. 278–279
K. Compton, S. Hauck, Reconfigurable computing: a survey of systems and software. ACM Comput. Surv. 34, 171–210 (2002)
E. Dahlman, S. Parkvall, J. Skold, 4G: LTE/LTE-Advanced for Mobile Broadband, 1st edn. (Academic, New York, 2011)
M. Dillinger, K. Madani, N. Alonistioti, Software Defined Radio: Architectures, Systems and Functions, 1st edn. (Wiley, New York, 2003)
Ericsson, White paper: more than 50 billion connected devices - taking connected devices to mass market and profitability, Feb 2011. http://www.akos-rs.si/files/Telekomunikacije/Digitalna_agenda/Internetni_protokol_Ipv6/More-than-50-billion-connected-devices.pdf
G. Estrin, Organization of computer systems: the fixed plus variable structure computer, in Western Joint IRE-AIEE-ACM Computer Conference, May 1960, pp. 33–40
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, in Design, Automation Test in Europe Conference Exhibition (DATE), 2001, pp. 642–649
I. Kuon, R. Tessier, J. Rose, FPGa architecture: survey and challenges. Found. Trends Electron. Des. Autom. 2(2), 135–253 (2008)
T. Lenart, Design of reconfigurable hardware architectures for real-time applications. Ph.D. thesis, Department of Electrical and Information Technology, Lund University, May 2008
G. Miao, N. Himayat, Y. Li, A. Swami, Cross-layer optimization for energy-efficient wireless communications: a survey. Wirel. Commun. Mob. Comput. 9(4), 529–542 (2009)
A. Nilsson, Design of programmable multi-standard baseband processors. Ph.D. thesis, Department of Electrical Engineering, Linköping University, 2007
H. Svensson, Reconfigurable architectures for embedded systems. Ph.D. thesis, Department of Electrical and Information Technology, Lund University, Oct 2008
M.B. Taylor, A landscape of the new dark silicon design regime. IEEE Micro 33(5), 8–19 (2013)
R. Tessier, W. Burleson, Reconfigurable computing for digital signal processing: a survey. J. VLSI Signal Process. Syst. 28, 7–27 (2001)
T.J. Todman, G.A. Constantinides, S.J.E. Wilton, O. Mencer, W. Luk, P.Y.K. Cheung, Reconfigurable computing: architectures and design methods. Comput. Digit. Tech. 152, 193–207 (2005)
C.C. Wang, F.L. Yuan, H. Chen, D. Marković, A 1.1 GOPS/mW FPGA chip with hierarchical interconnect fabric, in IEEE Symposium on VLSI Circuits (VLSIC), June 2011, pp. 136–137
M. Woh, S. Mahlke, T. Mudge, C. Chakrabarti, Mobile supercomputers for the next-generation cell phone. IEEE Comput. 43(1), 81–85 (2010)
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Zhang, C., Liu, L., Öwall, V. (2016). Introduction. In: Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing. Springer, Cham. https://doi.org/10.1007/978-3-319-24004-6_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-24004-6_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-24002-2
Online ISBN: 978-3-319-24004-6
eBook Packages: EngineeringEngineering (R0)