Skip to main content

Abstract

This book discusses an interdisciplinary study in wireless communication and Very-large-scale integration (VLSI) design, more specifically, implementation of digital baseband processing using reconfigurable architectures. Development of such kind of systems, sometimes referred to as baseband processors [15] or Software-defined radio (SDR) platforms [8], is an important and challenging subject, especially for small-scale base stations (e.g., femtocells) and mobile terminals that must provide reliable services under various operating scenarios with low power consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Z. Abdin, B. Svensson, Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing. Microprocessors Microsyst. Embed. Hardw. Des. 33, 161–178 (2009)

    Article  Google Scholar 

  2. S. Borkar, Thousand core chips - a technology perspective, in 44th Annual Design Automation Conference (DAC), 2007, pp. 746–749

    Google Scholar 

  3. Broadcom, Facts at a glance, Apr 2014. https://www.broadcom.com/docs/company/BroadcomQuickFacts.pdf

  4. A. Chattopadhyay, Ingredients of adaptability: a survey of reconfigurable processors, in VLSI Design, Jan 2013

    Google Scholar 

  5. F. Clermidy, et al., A 477mW NoC-based digital baseband for MIMO 4G SDR. in IEEE International Solid-State Circuits Conference (ISSCC), Feb 2010, pp. 278–279

    Google Scholar 

  6. K. Compton, S. Hauck, Reconfigurable computing: a survey of systems and software. ACM Comput. Surv. 34, 171–210 (2002)

    Article  Google Scholar 

  7. E. Dahlman, S. Parkvall, J. Skold, 4G: LTE/LTE-Advanced for Mobile Broadband, 1st edn. (Academic, New York, 2011)

    Google Scholar 

  8. M. Dillinger, K. Madani, N. Alonistioti, Software Defined Radio: Architectures, Systems and Functions, 1st edn. (Wiley, New York, 2003)

    Google Scholar 

  9. Ericsson, White paper: more than 50 billion connected devices - taking connected devices to mass market and profitability, Feb 2011. http://www.akos-rs.si/files/Telekomunikacije/Digitalna_agenda/Internetni_protokol_Ipv6/More-than-50-billion-connected-devices.pdf

  10. G. Estrin, Organization of computer systems: the fixed plus variable structure computer, in Western Joint IRE-AIEE-ACM Computer Conference, May 1960, pp. 33–40

    Google Scholar 

  11. R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, in Design, Automation Test in Europe Conference Exhibition (DATE), 2001, pp. 642–649

    Google Scholar 

  12. I. Kuon, R. Tessier, J. Rose, FPGa architecture: survey and challenges. Found. Trends Electron. Des. Autom. 2(2), 135–253 (2008)

    Article  Google Scholar 

  13. T. Lenart, Design of reconfigurable hardware architectures for real-time applications. Ph.D. thesis, Department of Electrical and Information Technology, Lund University, May 2008

    Google Scholar 

  14. G. Miao, N. Himayat, Y. Li, A. Swami, Cross-layer optimization for energy-efficient wireless communications: a survey. Wirel. Commun. Mob. Comput. 9(4), 529–542 (2009)

    Article  Google Scholar 

  15. A. Nilsson, Design of programmable multi-standard baseband processors. Ph.D. thesis, Department of Electrical Engineering, Linköping University, 2007

    Google Scholar 

  16. H. Svensson, Reconfigurable architectures for embedded systems. Ph.D. thesis, Department of Electrical and Information Technology, Lund University, Oct 2008

    Google Scholar 

  17. M.B. Taylor, A landscape of the new dark silicon design regime. IEEE Micro 33(5), 8–19 (2013)

    Article  Google Scholar 

  18. R. Tessier, W. Burleson, Reconfigurable computing for digital signal processing: a survey. J. VLSI Signal Process. Syst. 28, 7–27 (2001)

    Article  MATH  Google Scholar 

  19. T.J. Todman, G.A. Constantinides, S.J.E. Wilton, O. Mencer, W. Luk, P.Y.K. Cheung, Reconfigurable computing: architectures and design methods. Comput. Digit. Tech. 152, 193–207 (2005)

    Article  Google Scholar 

  20. C.C. Wang, F.L. Yuan, H. Chen, D. Marković, A 1.1 GOPS/mW FPGA chip with hierarchical interconnect fabric, in IEEE Symposium on VLSI Circuits (VLSIC), June 2011, pp. 136–137

    Google Scholar 

  21. M. Woh, S. Mahlke, T. Mudge, C. Chakrabarti, Mobile supercomputers for the next-generation cell phone. IEEE Comput. 43(1), 81–85 (2010)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Zhang, C., Liu, L., Öwall, V. (2016). Introduction. In: Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing. Springer, Cham. https://doi.org/10.1007/978-3-319-24004-6_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-24004-6_1

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-24002-2

  • Online ISBN: 978-3-319-24004-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics