Overview
- Discusses reconfigurable architectures, including hardware building blocks such as processing elements, memory sub-systems, Network-on-Chip (NoC), and dynamic hardware reconfiguration;
- Describes a unique design and optimization methodology, applied to different areas and levels, including communication theory, hardware implementation, and software support;
- Demonstrates design trade-offs during different development phases and enables readers to apply similar techniques to various applications.
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (8 chapters)
Keywords
About this book
Authors and Affiliations
Bibliographic Information
Book Title: Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing
Book Subtitle: From Algorithm to Architecture
Authors: Chenxin Zhang, Liang Liu, Viktor Öwall
DOI: https://doi.org/10.1007/978-3-319-24004-6
Publisher: Springer Cham
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer International Publishing Switzerland 2016
Hardcover ISBN: 978-3-319-24002-2Published: 19 January 2016
eBook ISBN: 978-3-319-24004-6Published: 18 January 2016
Edition Number: 1
Number of Pages: XIV, 195
Number of Illustrations: 52 b/w illustrations, 29 illustrations in colour
Topics: Circuits and Systems, Processor Architectures, Electronics and Microelectronics, Instrumentation
Industry Sectors: Aerospace, Automotive, Electronics, Energy, Utilities & Environment, Engineering, IT & Software, Oil, Gas & Geosciences, Telecommunications