Abstract
The persistent trend of semiconductor scaling has caused the IC design process to leap forward and at the same time, be held back. On the one hand, with increasing logic density, we are now able to fit more and more components onto a semiconductor die and create functionally dense System-on-a-Chips (SoCs). On the other hand, system complexity has grown exponentially.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
A.B. Aeroflex Gaisler, LEON3-FT SPARC V8 Processor, Data Sheet and User’s Manual, Aeroflex Gaisler AB Std., Rev. Version 1.9, January 2013
A.T. Abdel-Hamid, S. Tahar, E.M. Aboulhamid, IP watermarking techniques: survey and comparison, in Proceedings. The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003 (IEEE, 2003), pp. 60–65
S. Sikand, IP Reuse – Design and Verification Report 2013, Design Reuse, Verification Reuse and Dependency Management, IC Manage, Inc., Tech. Rep., 2013
B. Shakya Protection of Semiconductor Chip Products, 17 USC, 901–914 (1984), http://copyright.gov/title17/92chap9.htm
R. Torrance, D. James, Reverse engineering in the semiconductor industry, in IEEE. Custom Integrated Circuits Conference, 2007. CICC ’07, Sept 2007, pp. 429–436
R.N. Das, V.R. Markovich, J.J. McNamara Jr, M.D. Poliks, Anti-tamper microchip package based on thermal nanofluids or fluids, Oct. 16 2012, US Patent 8,288,857
R. Chakraborty, S. Bhunia, HARPOON: An obfuscation-based SoC design methodology for hardware protection. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 28(10), 1493–1502 (2009)
M. Brzozowski, V. Yarmolik, Obfuscation as intellectual rights protection in VHDL language, in 6th International Conference on Computer Information Systems and Industrial Management Applications, 2007. CISIM ’07, June 2007, pp. 337–340
R. Chakraborty, S. Bhunia, RTL hardware IP protection using key-based control and data flow obfuscation, in 23rd International Conference on VLSI Design, 2010. VLSID ’10, Jan 2010, pp. 405–410
N. Couture, K. Kent, Periodic licensing of FPGA based intellectual property, in IEEE International Conference on Field Programmable Technology, 2006. FPT 2006, Dec 2006, pp. 357–360
E. Peterson, Developing Tamper Resistant Designs with Xilinx Virtex-6 and 7 Series FPGAs,” Xilinx, Tech. Rep. XAPP1084 (v1.3), Oct 2013
Virtual Socket Interface Alliance, Intellectual Property Protection White Paper: Schemes, Alternatives and Discussion Version 1.0, Virtual Socket Interface Alliance Std., September 2000
A. Kahng, J. Lach, W. Mangione-Smith, S. Mantik, I. Markov, M. Potkonjak, P. Tucker, H. Wang, G. Wolfe, Constraint-based watermarking techniques for design IP protection. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 20(10), 1236–1252 (2001)
G. Qu, L. Yuan, Secure hardware IPs by digital watermark, in Introduction to Hardware Security and Trust, ed. by M. Tehranipoor, C. Wang (Springer, New York, 2012), pp. 123–141
E. Charbon, Hierarchical watermarking in IC design, in Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, 1998, May 1998, pp. 295–298
A.B. Kahng, S. Mantik, I.L. Markov, M. Potkonjak, P. Tucker, H. Wang, G. Wolfe, Robust IP watermarking methodologies for physical design, in Proceedings of the 35th Annual Design Automation Conference (ACM, 1998), pp. 782–787
N. Narayan, R. Newbould, J. Carothers, J. Rodriguez, W. Holman, IP protection for VLSI designs via watermarking of routes, in Proceedings of the 14th Annual IEEE International ASIC/SOC Conference, 2001, 2001, pp. 406–410
G. Qu, M. Potkonjak, Analysis of watermarking techniques for graph coloring problem, in Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design (ACM, 1998), pp. 190–193
T. Van Le, Y. Desmedt, Cryptanalysis of UCLA watermarking schemes for intellectual property protection, in Information Hiding (Springer Berlin Heidelberg, 2003), pp. 213–225
D. Ziener, J. Teich, Evaluation of watermarking methods for FPGA-based IP-cores, University of Erlangen-Nuremberg, Department of CS, vol. 12, 2005
J. Lach, W.H. Mangione-Smith, M. Potkonjak, Signature hiding techniques for FPGA intellectual property protection, in 1998 IEEE/ACM International Conference on Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers (IEEE, 1998), pp. 186–189
A.B. Kahng, J. Lach, W.H. Mangione-Smith, S. Mantik, I.L. Markov, M. Potkonjak, P. Tucker, H. Wang, G. Wolfe, Watermarking techniques for intellectual property protection, in Proceedings of the 35th Annual Design Automation Conference, ser. DAC ’98 (ACM, New York, NY, USA, 1998), pp. 776–781. [Online]. Available: http://doi.acm.org/10.1145/277044.277240
L. Yuan, P.R. Pari, G. Qu, Soft IP protection: Watermarking HDL codes, in Information Hiding (Springer Berlin Heidelberg, 2005), pp. 224–238
D. Ziener, J. Teich, FPGA core watermarking based on power signature analysis, in IEEE International Conference on Field Programmable Technology, 2006. FPT 2006 (IEEE, 2006), pp. 205–212
G. Becker, M. Kasper, A. Moradi, C. Paar, Side-channel based watermarks for integrated circuits, in 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), June 2010, pp. 30–35
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Tehranipoor, M.(., Guin, U., Forte, D. (2015). Hardware IP Watermarking. In: Counterfeit Integrated Circuits. Springer, Cham. https://doi.org/10.1007/978-3-319-11824-6_10
Download citation
DOI: https://doi.org/10.1007/978-3-319-11824-6_10
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-11823-9
Online ISBN: 978-3-319-11824-6
eBook Packages: EngineeringEngineering (R0)