Abstract
The presence of Very Large Scale Integration (VLSI) circuits in our daily life increases while the size of the hardware components is shrinking. VLSI circuits are used for different applications in embedded systems such as medical electronics, automotive systems and avionics. A failure of a chip in non-critical applications may cause significant economical loss while in critical applications may also threaten the human life in the worst case. Consequently, the correct design of VLSI circuits is crucial.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Pi-Yu Chung and Ibrahim N. Hajj. Diagnosis and correction of multiple logic design errors in digital circuits. IEEE Transactions on VLSI Systems, 5(2):233–237, 1997.
Kypros Constantinides, Onur Mutlu, and Todd M. Austin. Online design bug detection: RTL analysis, flexible mechanisms, and evaluation. In International Symposium on Microarchitecture, pages 282–293, 2008.
Kai-Hui Chang, Igor L. Markov, and Valeria Bertacco. Automating post-silicon debugging and repair. In Proceedings of the International Conference on Computer-Aided Design, pages 91–98, 2007.
Amir Masoud Gharehbaghi and Masahiro Fujita. Transaction-based debugging of system-on-chips with patterns. In International Conference on Computer Design, pages 186–192, 2009.
John P. Hayes. Fault modeling. IEEE Design & Test of Computers, pages 37–44, 1985.
Jean Davies Lesser and John J. Shedletsky. An experimental delay test generator for LSI logic. IEEE Transactions on Computers, 100(3):235–248, 1980.
Wojciech Maly. Realistic fault modeling for VLSI testing. In Proceedings of the Design Automation Conference, pages 173–180. ACM, 1987.
Yashwant K Malaiya, AP Jayasumana, and R Rajsuman. A detailed examination of bridging faults. In International Conference on Computer Design, pages 78–81, 1986.
Sung-Boem Park, Ted Hong, and Subhasish Mitra. Post-silicon bug localization in processors using instruction footprint recording and analysis (IFRA). IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(10): 1545–1558, 2009.
Alexander Smith, Andreas Veneris, Moayad Fahim Ali, and Anastasios Viglas. Fault diagnosis and logic debugging using Boolean satisfiability. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(10):1606–1621, 2005.
SystemC Version. 2.0 user’s guide. Open SystemC Initiative, 2002.
Andreas Veneris and Ibrahim N Hajj. Design error diagnosis and correction via test vector simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(12):1803–1816, 1999.
John A Waicukauski, Eric Lindbloom, Barry K Rosen, and Vijay S Iyengar. Transition fault simulation. IEEE Design & Test of Computers, 4(2):32–38, 1987.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Dehbashi, M., Fey, G. (2015). Introduction. In: Debug Automation from Pre-Silicon to Post-Silicon. Springer, Cham. https://doi.org/10.1007/978-3-319-09309-3_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-09309-3_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-09308-6
Online ISBN: 978-3-319-09309-3
eBook Packages: EngineeringEngineering (R0)