Abstract
Tradeoff analysis is the process of comparing performance gains in one region of the design space with the associated performance losses in another. When simply enough systems are considered or the design constraints are strong enough, tradeoff analysis may lead to design optimization. However, in general, tradeoff analysis is performed at a “what if” level.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
A. M. Dewey and S. W. Director, Principles of VLSI System Planning: A Framework for Conceptual Design, Kluwer Academic Publishers, 1990.
J. L. Sloan, Design and Packaging of Electronic Equipment, Van Nostrand Reinhold Company, 1985.
B.S. Landman and R.L. Russo, “On a Pin Versus Block Relationship for Partitions of Logic Graphs,” IEEE Transactions on Computers, vol. C-20, pp. 1469–1479, December, 1971.
W. Donath, “Equivalence of Memory to ‘Random Logic’,” IBM Journal of Research and Development, vol. 58, no. 5, pp. 401–407, September, 1974.
M. Feuer, “Connectivity of Random Logic,” IEEE Transactions on Computers, vol. C-31, pp. 29–33, January, 1982.
I. E. Sutherland and D. Oestreicher, “How Big Should a Printed Circuit Board Be?,” IEEE Transactions on Computers, vol C-22, no. 5, pp. 537–542, May, 1973.
Seraphim, D.P., “Chip-Module-Package Interfaces,” Proceedings of Electronic Insulation Conference, pp. 90–93, September, 1977.
W. E. Donath, “Placement and Average Interconnection Lengths of Computer Logic,” IEEE Transactions on Circuits and Systems, vol CAS-26, no. 4, pp 272–277, April, 1974.
H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison Wesley, 1990.
R. Hannemann, “Physical Technology for VLSI Systems,” Proceedings of the International Conference on Computer Design, pp. 48–53, 1986.
L. L. Moresco, “Electronic System Packaging: The Search for Manufacturing the Optimum in a Sea of Constraints,” IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 13, pp. 494–508, September, 1990.
D. C. Schmidt, “Circuit Pack Parameter Estimation Using Rent’s Rule,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. CAD-1, no. 4, pp. 186–192, October, 1982.
D. P. LaPotin, T. R. Mazzawy, and M. L. White, “Early Package Analysis: Considerations and Case Study,” IEEE Computer, vol. 26, no. 4, pp. 30–39, April, 1993.
B. Freyman and R. Pennisi, “Over Molded Pad Array Carrier Package–OMPAC,” Proceedings of the 41st Electronic Components and Technology Conference, pp. 176–185, 1991.
T. S. Steele, “Terminal and Cooling Requirements for LSI Packages,” IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 4, pp. 187–191, June, 1981.
P. A. Sandborn, “Technology Application Tradeoff Studies in Multichip Systems,” Proceedings of the 1st International Conference on Multichip Modules, pp. 150–158, 1992.
V. W. Antonetti, S. Oktay, and R. E. Simons, “Heat Transfer in Electronic Packages,” in Microelectronics Packaging Handbook, R. R. Tummala and E. J. Rymaszewski editors, Van Nostrand Reinhold, pp. 167–223, 1989.
D. P. Kennedy, “Heat Conduction in a Homogeneous Solid Cylinder of Isotropic Media,” Journal of Applied Physics, vol. 31, no. 8, pp. 490–497, August, 1960.
M. M. Yovanovich, “Thermal Contact Resistance Course Notes,” Presented at the 1989 International Electronics Packaging Conference (IEPS), September, 1989.
T. Dolbear, “Thermal Management of Multichip Modules,” Elec- tronic Packaging and Production, vol. 32, no. 6, pp. 60–63, June, 1992.
D. Q. Kern and A. D. Kraus, Extended Surface Heat Transfer, McGraw-Hill Book Company, 1972.
R. J. Phillips, “Forced-Convection, Liquid-Cooled, Microchannel Heat Sinks,” Technical Report 787, Lincoln Laboratory, Massachusetts Institute of Technology, January, 1988.
D. B. Tuckerman, “Heat-Transfer Microstructures for Integrated Circuits,” Ph.D. Dissertation, Stanford University, February, 1984.
“The NBS-NACA Tables of the Thermal Properties of Gases, NBS ref. W-4391, S50–35.
A. D. Kraus and A. Bar-Cohen, Thermal Analysis and Control of Electronic Equipment, McGraw-Hill Book Company, 1983.
P.A. Sandborn, K. Drake, and R. Ghosh, “Computer Aided Conceptual Design of Multichip Systems,” Proceedings of the Custom Integrated Circuits Conference, pp. 29.4.1–29. 4. 4, 1993.
P. Penfield and J. Rubinstein, “Signal Delay in RC Tree Networks,” Proceedings of the 18th Design Automation Conference, pp. 613–617, 1981.
A. Wilnai, “Open-Ended RC Line Model Predicts MOSFET IC Response,” Electronic Design News, vol. 16, pp. 53–54, 1971.
K. C. Gupta, R. Garg, and R. Chadha, Computer-Aided Design of Microwave Circuits, Artech House, Inc., 1981.
E. E. Davidson, “The Performance Choice: A Study of Chip and Package Densities,” Proceedings of the 40th Electronic Components and Technology Conference, pp. 147–151, 1990.
G. A. Katopis, “Electrical Interconnection Design for High Performance Machines,” Proceedings of the National Electronic Packaging and Production Conference (NEPCON-West), pp. 169–177, 1990.
D. Balderes and M. White, “Packaging Effects on CPU Performance of Large Commercial Processors,” Proceedings of the 35th Electronic Components Conference, pp. 351–356, 1985.
V. K. Nagesh, D. Miller, and L. Moresco, “A Comparative Study of Interconnect Technologies,” Proceedings of the International Electronics Packaging Symposium (IEPS), pp. 433–443, 1989.
R. Kaw, “Comparison of Chip Crossing Delay in Various Packaging Environments,” Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers, pp. 233–236, 1989.
T. R. Gheewala, “System Level Comparison of High Speed Technologies,” Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers, pp. 245–250, 1984.
] IEEE Split Rock Workshop, 1985.
R. Hannemann, “Interconnects and Packaging for Highly Integrated Systems,” Presented at SPIE International Conference on Advances in Interconnect and Packaging, 1990.
D. L. Carter and D. F. Guise, “Analysis of Signal Propagation Delays and Chip Level Performance Due to On-Chip Interconnections,” Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers, pp. 218–221, 1983.
R. W. Keyes, “A Figure of Merit for IC Packaging,” IEEE Journal of Solid State Circuits, vol. 13, no. 2, pp. 265–266, February 1978.
] ITT, Reference Data for Radio Engineers,5th edition, Howard W. Sams and Co., 1968.
G. A. Katopis, “Methodology and Computer Aids for the Noise Tolerance of ECL Logic Gates,” Proceedings of the 12th Asilomar Conference on Circuits, Systems and Computers, pp. 500–505, 1979.
W. R. Blood, MECL System Design Handbook, Motorola Inc., 1988.
I. Catt, “Crosstalk (Noise) in Digital Systems,” IEEE Transactions on Electronic Computers, vol. EC-16, pp. 743–763, 1967.
P. M. Duncan, D. L. Fett, A. H. Mones, and T. R. Poulin, “Noise Characteristics on High Density TAB Configurations,” Proceedings of the National Electronic Packaging and Production Conference (NEPCON-West), pp. 638–649, 1990.
A. J. Rainal, “Computing Inductive Noise of Chip Packages,” ATandT Bell Laboratories Technical Journal, vol. 63, pp. 177–195, 1984.
R. Kaw, R. Liu, K. Lee, and R. Crawford, “Effective Inductance for Switching Noise in Single Chip Packages,” Proceedings of the Tenth Annual International Electronics Packaging Conference, pp. 756–761, 1990.
A. T. Baba, W. D. Carlomagno, D. E. Cummings, and F. Guerrero, “Bonded Interconnect Pin (BIP) Technology, A Bare Chip Connection Process for Multichip Modules,” Proceedings National Electronic Packaging and Production Conference (NEPCON-West), pp. 1167–1177, 1991.
P. Robock, and L. T. Nguyen, “Plastic Packaging,” in Microelectronic Packaging Handbook, R.R. Tummala and E.J. Rymaszewski editors, Van Norstrand Reinhold, pp. 523–672, 1989.
N. G. Koopman, T. C. Reiley, and P. A. Totta, “Chip-to-Package Interconnections,” in Microelectronic Packaging Handbook, R.R. Turnmala and E.J. Rymaszewski editors, Van Norstrand Reinhold, pp. 361–453, 1989.
E. E. Davidson, “Electrical Design of a High Speed Computer Packaging System,” IEEE Transactions of Components, Hybrids, and Manufacturing Technology, vol. CHMT-6, pp. 272–282, 1983.
G. A. Katopis, “Delta-I Noise Specification for a High-Performance Computing Machine,” Proceedings of the IEEE, vol. 73, pp. 1405–1415, 1985.
P. A. Sandborn, H. Hashemi, and B. Weigler, “Switching Noise in a Medium Film Copper/Polyimide Multichip Module,” Proceedings of the SPIE International Conference on Advances in Interconnection and Packaging, SPIE vol. 1390, pp. 177–186, 1990.
H. Hashemi, P. A. Sandborn, D. Disko, and R. Evans, R., “The Close Attached Capacitor: A Solution to Switching Noise Problems,” IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 15, pp. 1056–1063, December, 1992.
R. Senthinathan, G. Tubbs, and M. Schuelein, “Negative Feedback Influence on Simultaneously Switching CMOS Outputs,” Proceedings of the Custom Integrated Circuits Conference, pp. 5.4.1–5. 4. 5, 1988.
R. F. Pease, B. W. Langley, and O. K. Kwon, “Simultaneous Switching Noise in Multichip Packaging,” SRC Technical Report T89067, Stanford University, pp. 29–38, 1989.
C. M. Val and J. E. Martin, “A New Chip Carrier for High Performance Applications Integrated Decoupling Capacitor Chip Carrier ‘IDCCC’,” Proceedings of the International Electronics Packaging Conference, pp. 143–159, 1988.
H. Hashemi, U. Ghoshal, K. Ziai, and P. A. Sandborn, “Analytical and Simulation Study of Switching Noise in CMOS Circuits,” Proceedings of the International Electronics Packaging Conference, pp. 762–773, 1990.
R. E. Canright, “A Formula to Model Delta-I Noise,” Proceed- ings of the 37th Electronic Components Conference, pp. 354–361, 1987.
J. C. Laprie and A. Costes, “Dependability: A Unifying Concept for Reliable Computing,” FTCS-12 Digest of Papers, pp. 18–21, 1982.
P. Edmond, A. P. Gupta, D. P. Siewiorek, and A. A. Brennan, “ASSURE: Automated Design for Dependability,” Proceedings of the 27th Design Automation Conference, pp. 555–560, 1990.
D. C. Boose and J. M. Hsiao, “Model for Transient and Permanent Error Detection and Fault-Isolation Coverage,” IBM Journal of Research and Development, vol. 26, no. 1, pp. 67–77, January, 1982.
U.S. Department of Defense, Rome Air Development Center, “Reliability Prediction of Electronic Equipment, MIL-HDBK-217F,” March, 1991.
R. J. Allen and W. J. Roesch, “Reliability Prediction: The Applicability of High Temperature Testing,” Solid State Technology, vol. 33, pp. 103–108, September, 1990.
P. A. Tobias and D. C. Trinidade, Applied Reliability, Van Nostrand Reinhold Company, 1986.
M. Pecht, M. Dasgupta, D. Barker, and C. Leonard, “A Reliability Physics Approach to Failure Prediction Modeling,” Quality and Reliability Engineering International, vol. 6, no. 4, pp. 267–273, September-October, 1990.
B. T. Murphy, “Cost-Size Optima in Monolithic Integrated Circuits,” Proceedings of the IEEE, vol. 52, pp 1537–1545, December, 1964.
R. B. Seeds, “Yield, Economic, and Logistic Models for Complex Digitial Arrays,” Proceedings of the IEEE International Convention Record, Part 6, pp. 60–61, 1967.
T. W. Williams and N. C. Brown, “Defect Level as a Function of Fault Coverage,” IEEE Transactions on Computers, vol. C-30, no. 12, pp. 987–988, December, 1981.
V. D. Agrawal, S. C. Seth, and P. Agrawal, “Fault Coverage Requirement in Production Testing of LSI Circuits,” IEEE Journal of Solid State Circuits, vol. SC-17, pp. 57–61, February, 1982.
G. Messner, “Price/Density Tradeoffs of Multichip Modules,” Proceedings of the International Symposium on Hybrid Microelectronics (ISHM), pp. 28–36, 1988.
J. W. Balde, “Crisis in Technology: The Questionable U.S. Ability to Manufacture Thin Film Multichip Modules,” Proceedings of the IEEE, vol. 80, no. 12, pp. 1995–2002, December, 1992.
C. Lassen, “Integrating Multi-Chip Modules into Electronic Equipment: The Technical and Commercial Trade-Offs,” Proceedings of the Tenth Annual International Electronics Packaging Conference, pp. 3–15, 1990.
D. G. Kelemen, “Cost Considerations in High-Density Packaging,” Proceedings of the Ninth Annual International Electronics Packaging Conference, pp. 1216–1222, 1989.
L. H. Ng, “MCM Package Selection: Cost Issues,” in Multichip Module Technologies and Alternatives–The Basics, D. A. Doane and P. Franzon editors, Van Nostrand Reinhold, pp. 133–164, 1993.
G. R. Weihe, “High Density Multichip Solutions,” Proceedings of the National Electronic Packaging and Production Conference (NEPCON-West), pp. 1121–1129, 1991.
M. Abadir, A. Parikh, L. Bal, P. Sandborn, and C. Murphy, “High Level Test Economics Advisor (Hi-TEA),” Proceedings of the International Workshop on the Economics of Design, Test, and Manufacturing, 1993.
J. K. Hagge and R. J. Wagner, “High-Yield Assembly of Multichip Modules Through Known-Good IC’s and Effective Test Strategies,” Proceedings of the IEEE, vol. 80, no. 12, pp. 1965–1994, December, 1992.
P. A. Sandborn and H. Hashemi, “A Design Advisor and Model Building Tool for the Analysis of Switching Noise is Multichip Modules,” Proceedings of the International Symposium on Microelectronics (ISHM), pp. 652–657, 1990.
G. Choksi, B. K. Bhattacharyya, S. Stys, and B. Natarajan, “Computer Aided Electrical Modeling of VLSI Packages,” Proceedings of the 40th Electronic Components and Technology Conference, pp. 169–172, 1990.
S. A. Elkind, Lamda; A MIL-217D System Failure Rate Analysis Program User’s Manual, ECE Department, Carnegie Mellon University, 1983.
A. M. Johnson Jr. and M. Malek, “Survey of Software Tools for Evaluating Reliability, Availability, and Serviceability,” ACM Computing Surveys, pp. 227–269, 1988.
A. A. Brennan, “Automatic Synthesis for Reliability,” Research Report No. CMUCAD-88–3, Carnegie Mellon University, January, 1988.
Computer Aided Design of IC, Hybrid, and MCM Packages - CADMP,“ CALCE Electronic Packaging Research Center, University of Maryland, 1992.
K. Srihari and C. R. Emerson, “Knowledge Based Manufacturing Problem Diagnosis in PCB Assembly,” Proceedings of the Twelfth Annual International Electronics Packaging Conference, pp. 245–257, 1992.
D. L. Hilbert, “The Integrated Product Engineering Expert System (IPEX) A Design/Producibility Advisor,” Proceedings of the National Electronic Packaging and Production Conference (NEPCON-West), pp. 157–163, 1992.
Y. Ogawa, T. Itoh, Y. Miki, T. Ishii, Y. Sato, and R. Toyoshima, “Timing-and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design,” Proceedings of the 28th Design Automation Conference, pp. 253–258, 1991.
M. D. Osterman and M. Pecht, “Placement for Reliability and Routability of Convectively Cooled PWB’s,” IEEE Transactions on Computer-Aided Design, vol. 9, pp. 734–744, 1990.
W. W.-M. Dai, “Performance Driven Layout of Thin Film Multichip Modules,” Proceedings of the SRC Topical Research Conference on Packaging Design, Analysis, and Simulation, pp. 35–37, 1991.
H. B. Bakoglu and J. D. Meindl, “A System Level Circuit Model for Multi-and Single-Chip CPU’s,” Proceedings of the IEEE International Solid State Circuits Conference, pp. 308–309, 1987.
H. B. Bakoglu, “Circuit and System Performance Limits on ULSI: Interconnections and Packaging,” Ph.D. Dissertation, Stanford University, 1987.
W. E. Pence, “Electrical, Thermal, and Architecture Aspects of VLSI Packaging and Interconnects for High-Speed Digital Computers,” Ph.D. Dissertation, Cornell University, 1989.
J. P. Krusius, “System Interconnection of High Density Multi-Chip Modules,” Proceedings of the SPIE Vol. 1390 International Conference on Advances in Interconnects and Packaging, SPIE vol. 1390, pp. 261–270, 1990.
W. P. Birmingham, “Automated Knowledge Acquisition for a Hierarchical Synthesis System”, Ph.D. Dissertation, Carnegie Mellon University, 1988. (also published as CMU Research Report No. CMUCAD-88–25).
W. P. Birmingham, A. P. Gupta, and D. P. Siewiorek, “The MI-CON System for Computer Design,” Proceedings of the 26th Design Automation Conference, pp 135–140, 1989.
W. P. Birmingham, A. P. Gupta, and D. P. Siewiorek, Automating the Design of Computer Systems - The MICON Project, Jones and Bartlett Publishers, Boston, MA., 1992
T. Sone, K. Kaizu, and M. Hirai, “A Knowledge Base Construction for Technology Planning of Electronic Equipments,” Proceedings of the National Convention of the Institute of Electronics, Information and Communications Engineers (Japan), vol. 6, p. 107, Spring 1989.
P. A. Sandborn, “A Software Tool for Technology Tradeoff Evaluation in Multichip Packaging,” Proceedings of the Eleventh International Electronics Manufacturing Technology Symposium (IEMT), pp. 337–341, 1991.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1994 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sandborn, P.A., Moreno, H. (1994). Tradeoff Analysis. In: Conceptual Design of Multichip Modules and Systems. The Springer International Series in Engineering and Computer Science, vol 250. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-4841-3_3
Download citation
DOI: https://doi.org/10.1007/978-1-4757-4841-3_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5137-3
Online ISBN: 978-1-4757-4841-3
eBook Packages: Springer Book Archive