Abstract
This paper provides a survey of MCM substrate test techniques. Test techniques that are based on capacitance, resistance, electron beam, latent opens, time domain network analysis (TDNA) and RF resonator are discussed. In this paper, test techniques are applied to interconnect testing.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
F. Crnic, “Electrical Test of Multi-Chip Substrates,” Proc. of International Conference and Exhibition on Multi-chip Modules (ICEMM), 1993, pp. 422–428.
J. Marshall, F.C. Chong, D. Mollin, and S. Westbrook, “CAD-Based Net Capacitance Testing of Unpopulated MCM Substrate,” IEEE Trans. on Components, Packaging, and Manufacturing Technology: Advanced Packaging, Part B, Vol. 17, No. 1, pp. 50–55, Feb. 1994.
L. Economikos, T. Morrison, and F. Crnic, “Electrical Test of Multichip Substrates,” IEEE Trans. on Components, Packaging, and Manufacturing Technology: Advanced Packaging, Part B, Vol. 17, No. 1, pp. 56–61, Feb. 1994.
H. Hamel, S. Kadakia, and H. Bhatia, “Capacitance test technique for the MCM of the 90s,” Proceedings of the International Electronic Packaging Conference, Sept. 12–15, 1993, pp. 855–872.
R.W. Wedwick, “Continuity Testing by Capacitance,” Circuits Manufacturing, pp. 60–61, Nov. 1974.
O.C. Woodard, “High Density Interconnect Verification of Unpopulated Multichip Modules,” Proc. of the Eleventh IEEE/CHMT International Electronics Manufacturing Technology (IEMT) Symposium, 1991, pp. 434–439.
A.W. Ross, R.R. Goruganthu, and O.C. Woodard, “High Density Interconnect Verification Using Voltage Contrast Electron Beam,” Proc. of the Eleventh IEEE/CHMT International Electronics Manufacturing Technology (IEMT) Symposium, 1991, pp. 270–274.
M. Brunner, R. Schmid, R. Schmitt, M. Sturn, and O. Gessner, “Electron-Beam MCM Testing and Probing,” IEEE Trans. on Components, Packaging, and Manufacturing Technology: Advanced Packaging, Part B, Vol. 17, No. 1, pp. 62–68, Feb. 1994.
S.D. Golladay, N.A. Wagner, J.R. Rudert, and R.N. Schmidt, “Electron-Beam Technology for Open/Short Testing of Multi-Chip Substrates,” IBM Journal of Research and Development, Vol. 34, No. 2/3, pp. 250–259, March/May 1990.
A. Hopper et al., “A Feasibility Study for the Fabrication of Planar Silicon Multichip Modules Using Electron Beam Lithography for Precise Location and Interconnection of Chips,” IEEE Trans. on Components, Hybrids, and Manufacturing Technology, Vol. 15, No. 1, pp. 97–102, Feb. 1992.
A. Halperin, T.H. DiStefano, and S. Chiang, “Latent Open Testing of Electronic Packaging,” IEEE Multi-Chip Module Conference, MCMC-94, 1994, pp. 83–88.
B. Kim, A. Chatterjee, M. Swaminathan, and D. Schimmel, “A Novel Low-Cost Approach to MCM Interconnect Test,” IEEE International Test Conference, 1995, pp. 184–192.
B. Kim, M. Swaminathan, and A. Chatterjee, “A Novel MCM Interconnect Test Technique Based on Resonator Principles and Transmission Line Theory,” Proc. of IEEE 4th Topical Meeting on Electrical Performance of Electronic Packaging, Oct. 2–4, 1995, pp. 117–119.
B. Kim, M. Swaminathan, and A. Chatterjee, “High Resolution and Low-Cost Test Technique for Unpopulated MCM Substrate,” IEEE 46th Electronic Components and Technology Conference, May 28–31, 1996, pp. 226–233.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Swaminathan, M., Kim, B., Chatterjee, A., Zorian, Y. (1997). A Survey of Test Techniques for MCM Substrates. In: Zorian, Y. (eds) Multi-Chip Module Test Strategies. Frontiers in Electronic Testing, vol 7. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-6107-1_3
Download citation
DOI: https://doi.org/10.1007/978-1-4615-6107-1_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7798-6
Online ISBN: 978-1-4615-6107-1
eBook Packages: Springer Book Archive