Abstract
The Macro Test concept provides a route from IC design to a set of leaf-macro test specifications. The major steps to follow are test plan generation, test pattern generation, and test pattern insertion; see Chapter 3. The test specifications contain the information of where to apply and observe given data at a specified time frame. A complete device test specification is produced by merging all leaf-macro test specifications. This process is called test assembly; see Chapter 3.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Beenker, F.P.M., Bennetts, R.G., Thijssen, A.P. (1995). Exploiting Parallelism in Leaf-Macro Access. In: Testability Concepts for Digital ICs. Frontiers in Electronic Testing, vol 3. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2365-9_7
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2365-9_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6004-9
Online ISBN: 978-1-4615-2365-9
eBook Packages: Springer Book Archive