Abstract
This chapter describes the hardware architecture for MBC based stand alone reconfigurable computing framework. It first lays down the requirement for a generic reconfigurable framework and how a fully-spatial computing frameworks addresses those requirements. Next it describes the spatio-temporal MBC model and explains how it can be used as a generic reconfigurable framework. The μ-architecture for each computing unit in the MBC framework is then described in detail. Next, it illustrates with examples, how multiple computing units of the MBC framework communicate with each other via a time-multiplexed programmable interconnect. Attention has been particularly given to explaining the synchronization among multiple LUT evaluations mapped to the same or different computing units in the MBC framework.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
J. Rose, R.J. Francis, D. Lewis, P. Chow, “Architecture of field programmable gate arrays: The effect of logic functionality on area efficiency”. IEEE J. Solid State Circ. 25(5), (1990)
[Online], “CACTI 5.1”. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html
J.H. Tseng, K. Asanovic, “Banked Multiported Register Files for High-Frequency Superscalar Microprocessor”, in Intl. Symp. on Computer Architecture, 2003
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media New York
About this chapter
Cite this chapter
Paul, S., Bhunia, S. (2014). A Memory Based Generic Reconfigurable Framework. In: Computing with Memory for Energy-Efficient Robust Systems. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-7798-3_7
Download citation
DOI: https://doi.org/10.1007/978-1-4614-7798-3_7
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-7797-6
Online ISBN: 978-1-4614-7798-3
eBook Packages: EngineeringEngineering (R0)