Advertisement

Mitigating the Effect of Runtime-Failures in MBC Frameworks

  • Somnath Paul
  • Swarup Bhunia
Chapter
  • 734 Downloads

Abstract

In nanoscale technologies, memories are vulnerable to both parametric failures, as well as, runtime failures induced by “soft errors” such as voltage, or thermal noise and aging effects. This chapter addresses the runtime failures in on-chip memories induced by “soft errors”. Conventionally such runtime errors are addressed using single error correction double error detection (SECDED) codes. However, these codes have very limited correction capability, making them inefficient to protect memory in scaled technologies (sub-45 nm), which are particularly vulnerable to multiple-bit failures (Hareland et al. Characterization of Multi-bit Soft Error events in advanced SRAMs, Intl. Electron Devices Meeting, 2003; Osada et al. IEEE J Solid State Circ 39(5), 2004). The requirement to tolerate multi-bit failures is accentuated by inter-die and intra-die variation in memory blocks which increases the vulnerability towards runtime failures. This chapter explores architectural modifications and a novel reconfigurable error-control coding (ECC) technique which together can be extremely effective in protecting on-chip memories against runtime failures.

Keywords

Memory Block Soft Error Runtime Error SRAM Cell Dynamic Voltage Scaling 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    J. Maiz, S. Hareland, K. Zhang, P. Armstrong, “Characterization of Multi-bit Soft Error events in advanced SRAMs”, in Intl. Electron Devices Meeting, 2003Google Scholar
  2. 2.
    C.W. Slayman, “Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations”. IEEE Trans. Device Mater. Reliab. 5(3), 397–404 (2005)CrossRefGoogle Scholar
  3. 3.
    K. Osada, K. Yamaguchi, Y. Saitoh, “SRAM immunity to cosmic-ray-induced multierrors based on analysis of an induced parasitic bipolar effect”. IEEE J. Solid State Circ. 39(5), 827–833 (2004)CrossRefGoogle Scholar
  4. 4.
    D.M. Kwai et al., “Detection of SRAM Cell Stability by Lowering Array Supply Voltage”, in Asian Test Symposium, 2000Google Scholar
  5. 5.
    A. Pavlov et al., “Weak cell detection in deep-submicron SRAMs: A programmable detection technique”. IEEE J. Solid State Circ. 41(10), 2334–2343 (2006)CrossRefGoogle Scholar
  6. 6.
    S. Mukhopadhyay, K. Kim, H. Mahmoodi, K. Roy, “Design of a process variation tolerant self-repairing SRAM for yield enhancement in nanoscaled CMOS”. IEEE J. Solid State Circ. 42(6), 1370–1382 (2007)CrossRefGoogle Scholar
  7. 7.
    S. Paul, F. Cai, X. Zhang, S. Bhunia, “Reliability-driven ECC allocation for multiple bit error resilience in processor cache”. IEEE Trans. Comput. 60(1), 20–34 (2011)MathSciNetCrossRefGoogle Scholar
  8. 8.
    S. Rusu, H. Muljono, B. Cherkauer, “Itanium 2 Processor 6M: Higher Frequency and Larger L3 Cache, in Intl. Symposium on Microarchitecture”, 2004Google Scholar
  9. 9.
    J.L. Shin, B. Petrick, M. Singh, A.S. Leon, “Design and implementation of an embedded 512-KB Level-2 cache subsystem”. IEEE J. Solid State Circ. 40(9), 349–352 (2005)CrossRefGoogle Scholar
  10. 10.
    J. Kim, N. Hardavellas, K. Mai, B. Falsafi, J.C. Hoe, “Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding”, in Intl. Symposium on Microarchitecture, 2007Google Scholar
  11. 11.
    Z. Chisti, A.R. Alameldeen, C. Wilkerson, W. Wu, S. Lu, “Improving Cache Lifetime Reliability at Ultra-low voltages”, in Intl. Symposium on Microarchitecture, 2009Google Scholar
  12. 12.
    D. Brooks, V. Tiwari, M. Martonosi, “Wattch: A Framework for Architectural-Level Power Analysis and Optimizations”, in Intl. Symposium on Computer Architecture, 2000Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Somnath Paul
    • 1
  • Swarup Bhunia
    • 2
  1. 1.Intel LabsHillsboroUSA
  2. 2.Department of EECSCase Western Reserve UniversityClevelandUSA

Personalised recommendations