Challenges in Computing for Nanoscale Technologies

  • Somnath Paul
  • Swarup Bhunia


In the era of nanoscale technologies, computing systems are faced with a set of common challenges, namely energy-efficiency and reliability. This challenge applies to varieties of computing systems namely software programmable general-purpose processors, hardware reconfigurable computing frameworks and application-specific custom hardware. As demonstrated by numerous prior works from both industry and academia, an energy-efficient and reliable VLSI system in nanoscale technologies is actually an ensemble of the different computing approaches mentioned above. In this chapter, we discuss each of the challenges in detail, particularly in the context of the emerging workloads for modern VLSI systems.


Nanoscale Technologies Large-scale Multiprocessor Systems Marginal Energy Costs Resilience Techniques Increasing Logic Density 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    O. Shacham et al., “Rethinking Digital Design: Why Design Must Change”, in Intl. Symp. Microarchitecture, 2010Google Scholar
  2. 2.
  3. 3.
    F. Pollack, “New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies”, in Intl. Symp. on Microarchitecture, 1999Google Scholar
  4. 4.
    G.M. Amdahl, “Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities”, in AFIPS, 1967Google Scholar
  5. 5.
    X. Vera-Raimat, “DFx for Terascale Reliable Processors”.
  6. 6.
    P. Kogge et al., “ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems”.
  7. 7.
    S. Paul, F. Cai, X. Zhang, S. Bhunia, “Reliability-driven ECC allocation for multiple bit error resilience in processor cache”. IEEE Trans. Comput. 60(1), 20–34 (2011)MathSciNetCrossRefGoogle Scholar
  8. 8.
    S. Mukhopadhyay, H. Mahmoodi, K. Roy, “Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS”. IEEE Trans. Comput. Aided Des. Integrat. Circ. Syst. 24(12), 1859–1880 (2005)CrossRefGoogle Scholar
  9. 9.
    “International Technology Roadmap for Semiconductors 2001 Edition: Interconnect”.
  10. 10.
    [Online], “ITRS 2007: Interconnect”.
  11. 11.
  12. 12.
    E.S. Chung, P.A. Milder, J.C. Hoe, K. Mai, “Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs? in Intl. Symp. on Microarchitecture, 2010Google Scholar
  13. 13.
    [Online], “The Berkeley Intelligent RAM (IRAM) Project”.

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Somnath Paul
    • 1
  • Swarup Bhunia
    • 2
  1. 1.Intel LabsHillsboroUSA
  2. 2.Department of EECSCase Western Reserve UniversityClevelandUSA

Personalised recommendations