Abstract
Computing technology affects every aspect of our modern society and is a major catalyst for innovation across different sectors. Semiconductor technology and computer architecture has provided the necessary infrastructure on top of which every computer system has been developed offering high performance for computationally-intensive applications and low-energy operation for less demanding ones.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Accelera (2013) Ocp-ip protocol specification, v3.0
ARM (2013) AMBA AXI and ACE Protocol Specification
Arteris (2005) A comparison of network-on-chip and buses whitepaper. Tech. rep.
Balfour J, Dally WJ (2006) Design tradeoffs for tiled CMP on-chip networks. In: Proceedings of the 20th ACM International Conference on Supercomputing (ICS)
Benini L, Micheli GD (2002) Networks on chips: A new soc paradigm. Computer 35(1):70–78
Bergman K, Carloni L, Biberman A, Chan J, Hendry G (2014) Photonic Network-on-Chip Design. Springer
Bertozzi D, Dimitrakopoulos G, Flich J, Sonntag S (2014) The fast evolving landscape of on-chip communication. Design Automation for Embedded Systems pp 1–18
Dally WJ (1992) Virtual-channel flow control. IEEE Transactions on on Parallel and Distributed Systems 3(3):194–205
Dally WJ, Towles B (2001) Route Packets, Not Wires: On-Chip Interconnection Networks. In: Proc. of the 38th Design Automation Conference (DAC), URL http://citeseer.ist.psu.edu/dally01route.html
Dally WJ, Malachowsky C, Keckler SW (2013) 21st century digital design tools. In: Proceedings of the 50th Annual Design Automation Conference, DAC ’13, pp 94:1–94:6
Duato J, Yalamanchili S, Ni LM (1997) Interconnection networks - an engineering approach. IEEE
Gerla M, Kleinrock L (1980) Flow control: A comparative survey. Communications, IEEE Transactions on 28(4):553–574
Golander A, Levison N, Heymann O, Briskman A, Wolski MJ, Robinson EF (2011) A cost-efficient L1–L2 multicore interconnect: Performance, power, and area considerations. IEEE Transactions on Circuits and Systems-I: Regural Papers 58(3):529–538
Ho R, Mai K, Horowitz M (2001) The future of wires. Proc of the IEEE pp 4901–504
Kim J, Balfour J, Dally WJ (2007) Flattened butterfly topology for on-chip networks. In: MICRO 40: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, IEEE Computer Society, Washington, DC, USA, pp 172–182, DOI http://dx.doi.org/10.1109/MICRO.2007.15
Kistler M, Perrone M, Petrini F (2006) Cell multiprocessor communication network: Built for speed. IEEE Micro 26(3):10–23
Kumar P, Pan Y, Kim J, Memik G, Choudhary A (2009) Exploring concentration and channel slicing in on-chip network router. In: Proceedings of the 2009-3rd ACM/IEEE International Symposium on Networks-on-Chip, NOCS ’09, pp 276–285
Lecler JJ, Baillieu G (2011) Application driven network-on-chip architecture exploration & refinement for a complex soc. Design Automation for Embedded Systems 15(2):133–158
Mathewson B (2010) The evolution of soc interconnect and how noc fits within it. In: Proceedings of the 47th Design Automation Conference, pp 312–313
Maxfield C (2012) 2d vs. 2.5d vs. 3d ics 101. EE times URL http://www.eetimes.com/document.asp?doc_id=1279540
Mishra A, Vijaykrishnan N, Das CR (2011) A case for heterogeneous on-chip interconnects for cmps. In: Proc. of the intern. symp. on Computer architecture, ISCA ’11, pp 389–400
Passas G, Katevenis M, Pnevmatikatos D (2010) A 128 x 128 x 24gb/s crossbar interconnecting 128 tiles in a single hop and occupying 6% of their area. In: Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS), pp 87–95
Saponara S, Bacchillone T, Petri E, Fanucci L, Locatelli R, Coppola M (2014) Design of an noc interface macrocell with hardware support of advanced networking functionalities. IEEE Trans Computers 63(3):609–621
Take Y, Matsutani H, Sasaki D, Koibuchi M, Kuroda T, Amano H (2014) 3d noc with inductive-coupling links for building-block sips. Computers, IEEE Transactions on 63(3):748–763
Wentzlaff D, Griffin P, Hoffmann H, Bao L, Edwards B, Ramey C, Mattina M, Miao CC, III JFB, Agarwal A (2007) On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro pp 15–31
Weste N, Harris D (2010) CMOS VLSI Design a Circuits and Systems Perspective. Addison Wesley (3rd Edition)
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer Science+Business Media New York
About this chapter
Cite this chapter
Dimitrakopoulos, G., Psarras, A., Seitanidis, I. (2015). Introduction to Network-on-Chip Design. In: Microarchitecture of Network-on-Chip Routers. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-4301-8_1
Download citation
DOI: https://doi.org/10.1007/978-1-4614-4301-8_1
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-4300-1
Online ISBN: 978-1-4614-4301-8
eBook Packages: EngineeringEngineering (R0)