Abstract
In this chapter, the architectural impact of the 3D enhanced memories and routing resources were carefully studied. The traditional FPGA architecture was enhanced by the technologies presented in the previous chapter. The envisaged technologies move devices in 3D. Devices can be passive (e.g. resistive phase-change memories) or active (e.g. monolithic 3D integration or vertical NWFET). Performance estimations were carried out by benchmarking simulations of the improved FPGA architecture. The benchmarking tool is based on standard tools and tuned according to the technological parameters. We showed that, implemented in FPGAs, the resistive configuration memory node, coupled to the routing structure, yields a delay reduction up to 51%, thanks to the reduction of dimensions and low on-resistance of PCMs. This result was also reached by the vertical NWFET technology, because of the ability to size a large transistor vertically without a large impact on the projected area. In this case, the critical path delay may be reduced up to 49% compared to the traditional scaled MOS. Regarding the area metric, the best improvement was reached by the vertical NWFET technology with an improvement of about 46%. Vertical NWFET technology allowed moving all the peripheral circuits above the IC. By opposition, the PCM technology leads to a much tighter area improvement of 13%. Indeed, this technology requires a large programming transistor per node.Among the different technologies, we should remark that 3D monolithic integration process yields in an area improvement of 21% on average and in a delay improvement of 22% on average. Such a technology represents a good trade-off process for short term micro-electronics evolutions.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
J. Luu, I. Kuon, P. Jamieson, T. Campbell, A. Ye, M. Fang, J. Rose, VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling, ACM Symposium onFPGAs, FPGA ‘09, Feb 2009, pp. 133–142
V. Betz, J. Rose, A. Marquart, Architecture and CAD for deep-submicron FPGAs. (Kluwer Academic Publishers, New York, 1999)
BLIF circuit benchmarks: http://cadlab.cs.edu/~kirill/
ABC: Berkeley logic synthesis tool, http://www.eecs.berkeley.edu/~alanmi/abc/
Versatile packing, placement and routing tool for FPGA, http://www.eecg.utoronto.ca/vpr/
G. Betti Beneventi, L. Perniola, A. Fantini, D. Blachier, A. Toffoli, E. Gourvest, S. Maitrejean, V. Sousa, C. Jahan, J.F. Nodin, A. Persico, S. Loubriat, A. Roule, S. Lhostis, H. Feldis, G. Reimbold, T. Billon, B. De Salvo, L. Larcher, P. Pavan, D. Bensahel, P. Mazoyer, R. Annunziata, F. Boulanger, Carbon-doped GeTe phase-change Memory featuring remarkable RESET current reduction, in Proceedings of the european solid-state device research conference (ESSDERC), pp. 313–316, 14–16 September 2010
R. Waser, Electrochemical and thermochemical memories, IEEE International Electron Devices Meeting, pp. 1–4, 15–17 Dec 2008
M. Kund, G. Beitel, C.-U. Pinnow, T. Rohr, J. Schumann, R. Symanczyk, K.-D. Ufert, G. Muller, Conductive bridging RAM (CBRAM): an emerging non-volatile memory technology scalable to sub 20 nm, IEEE International Electron Devices Meeting, pp. 754−757, 5 Dec 2005
E. Ahmed, J. Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Trans. Very Large Scale Integr. Sys. 12(3), 288−298, March 2004
K. Siozios, K. Sotiriadis, V. F. Pavlidis, D. Soudris, Exploring alternative 3D FPGA architectures: design methodology and CAD tool support, 17th International Conference on Field Programmable Logic and Applications (FPL), pp. 652−656, 2007
J. Rubin, R. Sundararaman, M.K. Kim, S. Tiwari, A single lithography vertical NEMS switch, IEEE 24th International Conference on Micro Electro Mechanical Systems (MEMS), pp. 95–98, 23−27, Jan 2011
F. Li, Y. Lin, L. He, D. Chen, J. Cong, Power modeling and characteristics of field programmable gate arrays. IEEE Trans. Comput. Aided Des. Integr. Circuits Sys. 24(11), 1712–1724, Nov 2005
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media New York
About this chapter
Cite this chapter
Gaillardon, PE., O’Connor, I., Clermidy, F. (2012). Architectural Impact of 3D Configuration and Routing Schemes. In: Disruptive Logic Architectures and Technologies. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-3058-2_4
Download citation
DOI: https://doi.org/10.1007/978-1-4614-3058-2_4
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-3057-5
Online ISBN: 978-1-4614-3058-2
eBook Packages: EngineeringEngineering (R0)