Skip to main content

Abstract

In this chapter, we aim to introduce the global context of the book. While the microelectronics industry is still lead by the scaling, we point out its limits and highlights some novel way coming from the nanotechnologies. In order to provide an efficient evaluation strategy of the different ways, we present the global methodology used in the remaining of the book.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    This term was first coined at the 100 k transistor mark. Other terms were later proposed (e.g. ULSI) to reflect the continually increasing complexity of integrated circuits , but  remains the term of choice within the community.

  2. 2.

    High Threshold Voltage (Vt).

  3. 3.

    Low Threshold Voltage (Vt).

References

  1. J. Bardeen, W.H. Brattain, Three-electrode circuit element utilizing semiconductor materials, US Patent No. 2524035 (1948)

    Google Scholar 

  2. D. Kahng, Electric field controlled semiconductor device, US Patent No. 2524035 (1960)

    Google Scholar 

  3. G.E. Moore, Cramming more components onto integrated circuits, Electronics 38(8), 114–117 (1965)

    Google Scholar 

  4. H. Iwai, Roadmap for 22 nm and beyond (Invited Paper). Microelectron. Eng. 86(7–9), 1520–1528 (2009)

    Google Scholar 

  5. T. Hoffmann, G. Doorribos, I. Ferain, N. Collaert, P. Zimmerman, M. Goodwin, R. Rooyackers, A. Kottantharayil, Y. Yim, A. Dixit, K. De Meyer, M. Jurczak, S. Biesemans, GIDL (gate-induced drain leakage) and parasitic schottky barrier leakage elimination in aggressively scaled HfO2/TiN FinFET devices, IEDM Tech. Dig. 725–728 (Dec 2005)

    Google Scholar 

  6. T. Hori, Drain-structure design for reduced band-to-band and band-todefect tunneling leakage, VLSI Technol. Symp. Tech. Dig. 69–70 (June 1990)

    Google Scholar 

  7. R.H. Dennard, F.H. Gaensslen, H.-N. Yu, V.L. Rideout, E. Bassous, A.R. Leblanc, Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J. Solid State Circuits 9(5), 256–268 (1974)

    Article  Google Scholar 

  8. System Drivers Chapter, Updated Edition, International Technology Roadmap for Semiconductors (2010), http://www.itrs.net/Links/2010ITRS/Home2010.htm

  9. Design Chapter, Updated Edition, International Technology Roadmap for Semiconductors (2010), http://www.itrs.net/Links/2010ITRS/Home2010.htm

  10. Executive Summary, Updated Edition, International Technology Roadmap for Semiconductors (2010), http://www.itrs.net/Links/2010ITRS/Home2010.htm

  11. Emerging Research Devices and Materials Chapters, Updated Editions, International Technology Roadmap for Semiconductors (2010), http://www.itrs.net/Links/2010ITRS/Home2010.htm

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer Science+Business Media New York

About this chapter

Cite this chapter

Gaillardon, PE., O’Connor, I., Clermidy, F. (2012). Introduction. In: Disruptive Logic Architectures and Technologies. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-3058-2_1

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-3058-2_1

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-3057-5

  • Online ISBN: 978-1-4614-3058-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics