Abstract
Trench isolation has recently been proposed for advanced CMOS processes [10.1]–[10.4]. Fig. 10.1 shows a trench isolated CMOS structure. The major advantage of trench isolation in CMOS is to reduce the latchup problem [10.5],[10.6]. Fig. 10.2 shows the latchup path for a CMOS structure, where the parasitic bipolar transistors are shown to form a positive feedback path. If there is excess current flow in the n-well and substrate, and if the substrate and n-well resistances are large enough, significant voltage drops will occur in the substrate and n-well. Under this condition, the parasitic bipolar transistors can be turned on [10.5]. This phenomenon has been studied by many researchers in CMOS technology. The trench has been suggested as a good candidate for isolation between n-channel and p-channel transistors. For an n-well process it is expected that the lateral n-p-n parasitic bipolar transistor gain will be reduced, thereby increasing the latchup initiating current. In a p-well process, the reduction of latchup sensitivity is achieved from reduction of the lateral parasitic p-n-p current gain.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
S.-Y. Chiang, K. M. Cham, D. W. Wenocur, A. Hui, and R. D. Rung, “Trench Isolation Technology for MOS Applications,” Proc. of the First International Symposium on VLSI Science and Technology, 1982, pp. 339–346.
R. D. Rung, H. Momose, and Y. Nagakubo, “Deep Trench Isolated CMOS Devices,” Tech. Digest of IEDM 1982, pp. 237–240.
K. M. Cham and S.-Y. Chiang, “A Study of the Trench Surface Inversion Problem for the Trench CMOS Technology,” IEEE Electron Device Lett., EDL-4, Sept 1983, pp. 303–305.
T. Yamaguchi, S. Morimoto, G. H. Kawamoto, H. K. Park, and G. C. Eiden, “High Speed Latchup-Free, 0.5 μm-Channel CMOS Using Self-Aligned TiSi2 and Deep Trench Isolation,” Tech. Digest of IEDM 1983, pp. 522–525.
D. B. Estreich, “The Physics and Modeling of Latch-Up in CMOS Integrated Circuits,” Stanford Electronics Labs Report #G-201–9,1980.
R. R. Troutman, “Recent Developments in CMOS Latchup,” Tech. Digest of IEDM 1984, pp. 296–299.
K. M. Cham, S.-Y. Chiang, D. W. Wenocur, and R. D. Rung, “Characterization and Modeling of the Trench Surface Inversion Problem for the Trench Isolated CMOS Technology,” Tech. Digest of IEDM 1983, pp. 23–26
C. W. Teng, C. Slawinski and W. R. Hunter, “Defect Generation in Trench Isolation,” Tech. Digest of IEDM 1984, pp. 586–589.
S. M. Sze, Physics of Semiconductor Devices, second ed., New York:Wiley-Interscience, 1981.
A. S. Grove, Physics and Technology of Semiconductor Devices, New York:Wiley, 1967.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1988 Kluwer Academic Publishers, Boston
About this chapter
Cite this chapter
Cham, K.M., Oh, SY., Moll, J.L., Lee, K., Vande Voorde, P., Chin, D. (1988). The Surface Inversion Problem in Trench Isolated CMOS. In: Computer-Aided Design and VLSI Device Development. The Kluwer International Series in Engineering and Computer Science, vol 53. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1695-4_11
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1695-4_11
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-8956-2
Online ISBN: 978-1-4613-1695-4
eBook Packages: Springer Book Archive