Abstract
We investigate the performance of shared caches in a shared-memory multiprocessor executing parallel programs, and formulate simple models for estimating the load placed on the bus by such a shared cache. We analyze three parallel program traces to quantify the amount of sharing that takes place during program execution. These results indicate that shared caches can substantially reduce the load placed on a bus by a large number of processors.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Bibliography
A. Agarwal and A. Gupta. Memory reference characteristics of multiprocessor applications under MACH. In Proc. SIGMETRICS, 1988.
Alliant. FX/Series product summary. Technical report, Alliant Computer Systems Corporation, June 1985.
D.R. Cheriton, H.A. Goosen, and P.D. Boyle. Multi-level shared caching techniques for scalability in VMP-MC. In Proc. 16th Int. Syrnp. on Computer Architecture, pages 16–24, May 1989.
D.R. Cheriton, G. Slavenburg, and P. Boyle. Software-controlled caches in the VMP multiprocessor. In Proc. 13th Int. Conf. on Computer Architecture, pages 366–374, June 1986.
S.J. Eggers and R.H. Katz. Sharing in parallel programs. In Proc. 15th Int. Symp. of Computer Architecture, pages 373–382, June 1988.
S.J. Eggers and R.H. Katz. The effect of sharing on the cache and bus performance of parallel programs. In Proc. ASPLOS-III, pages 2–15, April 1989.
A. Hattori, A. Koshino, and S. Kamimoto. Three-level hierarchical storage system for FACOM M-380/382. In AFIP, pages 253–262. AFIP, June 1982.
S. Przybylski, M. Horowitz, and J.L. Hennessy. Performance tradeoffs in cache design. In Proc. 15th Int. Symp. on Computer Architecture, pages 290–298, May 1988.
A.J. Smith. Cache Evaluation and the Impact of Workload Choice. In Proc. 12th Int. Symp. on Computer Architecture, pages 64–73, June 1985.
R.J. Swan, S.H. Fuller, and D.P. Siewiorek. Cm*: a modular multimicroprocessor. In AFIPS Conf. Proc, volume 46. National Comp. Conf., 1977.
W.D. Weber and A. Gupta. Analysis of cache invalidation patterns in multiprocessors. In Proc. ASPLOS-III, pages 243–256, April 1989.
W.D. Weber and A. Gupta. Exploring the benefits of multiple hardware contexts in a multiprocessor architeture: Preliminary results. In Proc. 16th Int. Symp. on Computer Architecture, pages 273–280, May 1989.
Andrew W. Wilson, Jr. Hierarchical cache/bus architecture for shared memory multiprocessors. In Proc. 14th Int. Conf on Computer Architecture, pages 244–253, June 1987.
P.C.C. Yeh. Shared cache organization for multiple-stream computer systems. PhD thesis, Univ. Illinois, 1982. Coordinated Science Lab., Rep. R-904.
P.C.C. Yeh, J.H. Patel, and E.S. Davidson. Shared cache for multiple-stream computer systems. IEEE TC, C-32(1):38–47, January 1983.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1990 Kluwer Academic Publishers
About this chapter
Cite this chapter
Goosen, H.A., Cheriton, D.R. (1990). Predicting the Performance of Shared Multiprocessor Caches. In: Dubois, M., Thakkar, S.S. (eds) Cache and Interconnect Architectures in Multiprocessors. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1537-7_8
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1537-7_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-8824-4
Online ISBN: 978-1-4613-1537-7
eBook Packages: Springer Book Archive