Abstract
The need for design space exploration on different levels of abstraction during synthesis of electronic systems has received wide attention recently. Unfortunately, there are almost no tools available on the EDA market that allow a designer to enhance his synthesis tool suite by design space exploration capabilities easily. A versatile tool for design space exploration must be targetable to different synthesis tools. Also, different optimization (exploration) algorithms should be able to be connected to such a versatile tool. Here, we present an approach that enables design space exploration with support to couple different exploration algorithms and synthesis tools. Our JAVA based tool called EXPLORA is also able to visualize the exploration results and can be adapted to new problems and abstraction levels within hours.
The original version of this chapter was revised: The copyright line was incorrect. This has been corrected. The Erratum to this chapter is available at DOI: 10.1007/978-0-387-35409-5_23
Chapter PDF
Similar content being viewed by others
References
T. Blickle, J. Teich, and L. Thiele. System-level synthesis using Evolutionary algorithms. J. Design Automation for Embedded Systems, 3 (1): 23–58, Jan. 1998.
S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by simulated annealing. Science, 220 (4598): 671–680, 1983
D. W. Knapp. Digital System Design Using the Synopsys Behavioral Compiler. Prentice Hall, Englewood Cliffs, New Jersey, 1996.
J. Teich, E. Zitzler, and S. S. Bhattacharyya. 3D exploration of software schedules for DSP algorithms. In Proc. CODES’99, the 7th Int. Workshop on Hardware/Software Co-Design, pages 168–172, Rome, Italy, May 1999.
E. Zitzler, J. Teich, and S. Bhattacharyya. Evolutionary Algorithms for the Synthesis of Embedded Software. J. IEEE Trans. on VLSI Systems, Vol. 8, No. 4, pp. 452–456, August 2000.
E. Zitzler, J. Teich, and S. S. Bhattacharyya. Evolutionary Algorithm Based Exploration of Software Schedules for Digital Signal Processors. Proc. GECCO’99, the Genetic and Evolutionary Computation Conference, Orlando, U.S.A., July 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 IFIP International Federation for Information Processing
About this chapter
Cite this chapter
Cieslok, F., Esau, H., Teich, J. (2001). EXPLORA — Generic Design Space Exploration During Embedded System Synthesis. In: Kleinjohann, B. (eds) Architecture and Design of Distributed Embedded Systems. DIPES 2000. IFIP — The International Federation for Information Processing, vol 61. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35409-5_21
Download citation
DOI: https://doi.org/10.1007/978-0-387-35409-5_21
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-4535-1
Online ISBN: 978-0-387-35409-5
eBook Packages: Springer Book Archive