Abstract
This paper presents a High Level Synthesis (HLS) method for specialized coprocessors in embedded systems. In recent years, the synthesis of hardware systems has moved to a higher level of abstraction, but the existing tools leave very little initiative to the designer. With User Guided High Level Synthesis (UGH), we introduce the notion of Draft Data-Path Scheme (DDPS) which we consider an efficient way for the user to guide the HLS process. It describes the general structure of the data-path, without detailed information like signal-widths or physical implementation of multiplexers. Guided by these structural constraints, UGH intends to deliver a full data-path and a scheduled Finite State Machine that takes into account the detailed timing characteristics of the target physical library.
Chapter PDF
Similar content being viewed by others
References
Augé I. and Brunel J.Y. (1995) Lossless Data Compression for Embedded Applications in Networking, in Proceedings of the 21 th EUROMICRO Conference, Como.
Bergamaschi R.A. and Kuehlman A. (1993). A System for Production Use of High-Level Synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems,1(3):233-243.
Biesenack J. and Koster M. et al. (1993) The Siemens High-Level Synthesys System CALLAS, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems,1(3):244-253.
Brunel J.Y. (1996) Synthèse de circuits intégrés, PhD thesis (in French), Pierre and Marie Curie University, Paris.
Bawa R.K. and Encrenaz E.. (1996) Formal Verification of VHDL Descriptions by Symbolic State Space Exploration applied to Finite State Machines. in Proceedings of VIIDL International Users Forum, VIUF Spring' 96, 115-124, Santa Clara.
Bawa R.K. and Guerrier P. et al. (1996) An Approach to Behavioral Synthesis from a Formal Model of VHDL, in Proceedings of VIIDL International Users Forum, VIUF Fall' 96, 115-124, Durham, U.S.A.
Bawa R.K and Encrenaz E. (1996) VMC: A Tool for Model Checking VHDL Descriptions, in Proceedings of VI DL User Forum in Europe SIG-VHDL Spring' 96 working conference, Dresden.
Bawa R.K. (1996) An Automated Framework for the Formal Verification and Analysis of Systems Described in VHDL, PhD thesis (in French), Pierre and Marie Curie University, Paris.
Camposano R. (1991) Path-based Scheduling for Synthesis, in IEEE Transactions on Computed-Aided Design, 10(1):85-93.
Chaiyakul V. and Wu A.0-H. et al. (1991) Timing Models for High-Level Synthesis, in Technical Report 91-70,Departement of Information and Computer sience, University of California, Irvine.
Encrenaz E. (1995) Une Méthode de vérification de propriétés de programmes VHDL basée sur des modèles formels de réseaux de Petri. PhD thesis (in French), Pierre and Marie Curie University, Paris, December 1995.
Gajski D. D. and Dutt N. et al. (1992) High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers.
Jerraya A. A. and Ding H. et al. (1996) Behavioral Synthesis and Component Reuse with VIIDL. Kluwer Academic Publishers.
Lanneer D. and Catthoor F. et al. (1990) Open-ended System for High-Level Synthesis of Flexible Signal Processors, in Proceedings of the European Design Automation Conference, Glasgow.
Martin E. and Philippe J.L. et al. (1990) GAUT, a Design Tool for Synthesizing Architectures Dedicated to Signal Processing, In Proceedings of the European Design Automation Conference,Glasgow.
Murata. A. (1989) Petri Nets: Properties Analysis and Applications, in Proceedings IEEE, vol. 77N° 4, 541-580, April 1989.
Open Microprocessor system Initiative (1996) OM! 324: Pi-Bus, Apr-May 1996, available at http://www.omino.be/public/data/.indstan.htm.
Pangrle B.M. and Gajski D.D. (1987) Design tools for Intelligent Silicon Compilation, in IEEE Transactions on Computer-Aided Design,6(6):1098-1112.
Paulin P.G. and Knight J.P. (1989) Force-Directed Scheduling for the Behavioral Synthesis of ASIC's, in IEEE Transactions on Computer-Aided Design,8(6):661-679
Pétrot E and Hommais D. et al. (1997) A Simulation Environment for Core Based Embededded Systems, in Proceedings of the 30th Annual Simulatiom Symposium, 86-91, Atlanta.
Rahmouni M. and O'Brien K. et al. (1994) A Loop-based Scheduling Algorithm for Hardware Description Languages, in Parallel Processing Letters,4(3): 351-364.
Ramachandran C. and Kurdahi F.J. et al (1992) TELE: a Timing Evaluator using Layout Estimation for High Level Synthesis. in Proceedings of EURODAC, 137-141, Hamburg.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Augé, I., Bawa, R.K., Guerrier, P., Greiner, A., Jacomme, L., Pétrot, F. (1997). User Guided High Level Synthesis. In: Reis, R., Claesen, L. (eds) VLSI: Integrated Systems on Silicon. IFIP — The International Federation for Information Processing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35311-1_38
Download citation
DOI: https://doi.org/10.1007/978-0-387-35311-1_38
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6949-4
Online ISBN: 978-0-387-35311-1
eBook Packages: Springer Book Archive