Abstract
Register files (RF) are known to consume about 20% of the power inside a processor. Embedded systems, due to area and timing constraints, generally have small register files, which can cause significant register pressure. This work explores how having a map-table or a map-vector can decrease the power dissipation in the processor. The distribution of register writes and sharing of commonly occurring values such as ‘0’ is investigated. It is shown that systems with small register files obtain a greater power reduction than larger register files when these sharing structures are used. Finally, the proposed power model comes within 95% accuracy when compared using benchmarks on a synthesized Verilog softcore processor.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
J. L. Ayala, A. Veidenbaum, M. Lopez-Vallejo, “Power-Aware Compilation for Register file energy reduction,” International Journal of Parallel Programming, Vol. 31, No. 6, 2003
S. Balakrishnan, G. S. Sohi, “Exploiting Value Locality in Physical Register Files,” Intl. Symposium on Microarchitecture, 2003
R. Balasubramonian, S. Dwarkadas, D. H. Albonesi, “Reducing the Complexity of the Register File in Dynamic Superscalar Processors,” Intl. Symposium on Microarchitecture, 2001
A. Bechini, T. M. Conte, C. A. Prete, “Opportunities and Challenges in Embedded Systems,” Proc. of the Intl. Symposium on Microarchitecture, August 2004.
R. Gonzalez, et al., “A Content Aware Integer Register File Organization,” ISCA, 2004
Z. Hu, M. Martonosi, “Reducing Register File Power Consumption by Exploiting Value Lifetime Characteristics,” Workshop on Complexity Effective Design, 2000
M. K. Jain, et al., “Evaluating Register File Size in ASIP Design,” Proc. of 9 th Intl. Symposium on Hardware-Software Codesign, 2001
N. S. Kim, T. Mudge, “The Microarchitecture of a Low Power Register File,” ISLPED, 2003
M. T, Lee, et al., “Power Analysis and Minimization Techniques for Embedded DSP Software,” IEEE Trans. on VLSI Systems, Vol. 5, No. 1, 1997
A. Seznec, E. Toullec, O. Rochecouste, “Register Write Specialization Register Read Specialization: A Path to Complexity-Effective Wide-Issue Superscalar Processors,” International Symposium on Microarchitecture, 2002
L. Tran, et al., “Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing,” Intl. Symposium on Performance Analysis of Systems and Software, 2004
M. Pericas, et al., “An Optimized Front-end Physical Register File with Banking and Writeback Filtering,” Workshop on Power-Aware Computer Systems, 2004
L. Wehmeyer, et al., “Analysis of the Influence of Register File size on energy consumption, code-size and execution time,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 11, November 2001
J. Zalamea, et al., ”Hierarchical Clustered Register File Organization for VLIW Processors,” Proc. of the Intl. Parallel and Distributed Processing Symposium, 2003
X. Zhao, Y. Ye, “Structure Configuration of Low-power register file using energy model,” Proc. of the IEEE Asia-Pacific Conference on Application-Specific Integrated Circuits, 2002
V. Zyuban, P. Kogge, “The Energy Complexity of Register Files,” Proc. of ISLPED, 1998.
“OpenRISC Architecture Manual,” http://www.opencores.org, 2003
N. S. Kim et al., “Leakage current: Moore’s law meets static power,” IEEE Computer, Vol. 26, Issue 12, 2003
R. Goering, “Synopsys launches more powerful power-analysis tool,” EE-times, 2000
“Embedded Benchmark Consortium”, http://www.eembc.org/
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this paper
Cite this paper
Iyer, B.V., Conte, T.M. (2008). A Power Model for Register-Sharing Structures. In: Kleinjohann, B., Wolf, W., Kleinjohann, L. (eds) Distributed Embedded Systems: Design, Middleware and Resources. DIPES 2008. IFIP – The International Federation for Information Processing, vol 271. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09661-2_13
Download citation
DOI: https://doi.org/10.1007/978-0-387-09661-2_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-09660-5
Online ISBN: 978-0-387-09661-2
eBook Packages: Computer ScienceComputer Science (R0)