Abstract
This paper proposes an innovative algorithm to find the two’s complement of a binary number. The proposed method works in logarithmic time (O(logN)) instead of the worst case linear time (O(N)) where a carry has to ripple all the way from LSB to MSB. The proposed method also allows for more regularly structured logic units which can be easily modularized and can be naturally extended to any word size. Our synthesis results show that our method achieves up to 2.8× of performance improvement and up to 7.27× of power savings compared to the conventional method.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Artisan Components. TSMC 0.13μm Process CL013LV 1.2-Volt SAGE-XT M Standard Cell Library Databook. Artisan Components (October 2001)
Booth, A.D.: A Signed Binary Multiplication Technique. Quarterly J. Mechanical and Applied Math. 4, 236–240 (1951)
Elguibaly, F.: A Fast Parallel Multiplier-Accumulator Using the Modified Booth Algorithm. IEEE Transactions on Circuits and Systems 47(9), 902–908 (2000)
Ercegovac, M.D., Lang, T.: Digital Arithmetic. Morgan Kaufmann Publishers, Los Altos (2003)
Gajski, D.: Principles of Digital Design. Prentice Hall, Englewood Cliffs (1997)
Hashemian, R., Chen, C.P.: A New Parallel Technique for Design of Decrement/Increment and Two’s Complement Circuits. In: Proceedings of the 34t h Midwest Symposium on Circuits and Systems, vol. 2, pp. 887–890 (1991)
Hwang, K.: Computer Arithmetic Principles, Architecture and Design. Wiley, New York (1979)
Kang, J.-Y., Gaudiot, J.-L.: A Fast and Well-Structured Multiplier. In: EUROMICRO Symposium on Digital System Design, August 2004, pp. 508–515 (2004)
Kang, J.-Y., Shah, S., Gupta, S., Gaudiot, J.-L.: An Ecient PIM (Processor-In-Memory) Architecture for Motion Estimation. In: IEEE 14t h International Conference on Application-specic Systems, Architectures and Processors, June 2003, pp. 273–283 (2003)
Kneip, J., Bauer, S., Vollmer, J., Schmale, B., Kuhn, P., Bosch, R.: The MPEG-4 Video Coding Standard - A VLSI Point of View. In: 1998 IEEE Workshop on SIGNAL PROCESSING SYSTEMS (SiPS): Design and Implementation, October 1998, pp. 43–52 (1998)
Mano, M., Kime, C.: Logic and Computer Design Fundamentals. Prentice Hall, Englewood Cliffs (2000)
Marcovitz, A.: Introduction to Logic Design. McGraw Hill, New York (2002)
Mac Sorley, O.L.: High Speed Arithmetic in Binary Computers. In: IRE Proc. (1961)
Santoro, M.R., Horowitz, M.: SPIM: A Pipelined 64x64-bit Iterative Multiplier. IEEE Transactions on Circuits and Systems 24(2), 487–493 (1989)
Sun, M., Yang, K.: A Flexible VLSI Architecture for Full-search Block-Matching Motion Vector Estimation. In: IEEE Int. Symp. on Circuits and Systems, May 1989, pp. 179–182 (1989)
Synopsys. Design Compiler User’s Guide (2004), http://www.synopsys.com/
Yang, K., Sun, M., Wu, L.: A Family of VLSI Designs for Motion Compensation Block Matching Algorithm. IEEE Transactions on Circuits and Systems 36(10), 1317–1325 (1989)
Yeh, W.-C., Jen, C.-W.: High-Speed Booth Encoded Parallel Multiplier Design. IEEE Transactions on Computers 49(7), 692–701 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kang, JY., Gaudiot, JL. (2005). A Logarithmic Time Method for Two’s Complementation. In: Sunderam, V.S., van Albada, G.D., Sloot, P.M.A., Dongarra, J.J. (eds) Computational Science – ICCS 2005. ICCS 2005. Lecture Notes in Computer Science, vol 3514. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11428831_27
Download citation
DOI: https://doi.org/10.1007/11428831_27
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-26032-5
Online ISBN: 978-3-540-32111-8
eBook Packages: Computer ScienceComputer Science (R0)