This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
L. Benini and G. D. Micheli. Network on Chips: A New SoC Paradigm. IEEE Computer, 35(1):70–78, January 2002.
P. Bhojwani and R. Mahapatra. Interfacing Cores with On-chip Packet-Switched Networks. In IEEE Proceedings on VLSI Design, pages 382–387, January 2003.
W. Brainbridge and S. Furber. Delay Insensitive System-on-Chip Interconnect using 1-of-4 Data Encoding. In International Symposium on Asynchronous Circuits and Systems (ASYNC), pages 118–126, 2001.
A. S. Cassidy, J. M. Paul, and D. E. Thomas. Layered, Multi-Threaded, High-Level Performance Design. In Design Automation and Test in Europe, DATE, pages 954–959, March 2003.
J. Cong. An Interconnect-Centric Design Flow for Nanometer Technologies. In International Symposium on VLSI Technology, Systems, and Applications, pages 54–57, 1999.
F. Cottet, J. Delacroix, C. Kaiser, and Z. Mammeri. Scheduling in Real-Time Systems. John-Wiley & Sons, 2002.
D. E. Culler, J. P. Singh, and A. Gupta. Parallel Computer Architecture: A Hardware/Software Approach. Morgan-Kaufmann, 1998. 1st edition.
S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli. Design of Embedded Systems: Formal Models, Validation, and Synthesis. Proceedings of the IEEE, 85(3):366–390, March 1997.
M. J. Gonzalez and J. Madsen. Abstract RTOS Modeling in SystemC. In Proceedings of the 20th IEEE NORCHIP Conference, pages 43–49, November 2002.
T. Grotker, G. M. S. Liao, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, New York, 2002.
P. Guerrier and A. Greiner. A Generic Architecture for On-Chip Packet-Switched Interconnections. In Design Automation and Test in Europe, DATE, pages 250–256, March 2000.
R. Ho and K. W. Mai. The Future of Wires. Proceedings of the IEEE, 89(4):490–504, April 2001.
J-M. Daveau, T. B. Ismail, and A. A. Jerraya. Synthesis of System-Level Communication by an Allocation-Based Approach. In Proceedings of the 8th International Symposium on System Synthesis (ISSS), pages 150–155, September 1995.
P. V. Knudsen and J. Madsen. Integrating Communication Protocol Selection with Hardware/Software Codesign. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(8):1077–1095, 1999.
S. Kumar, A. Jantsch, J-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani. A Network-on-Chip Architecture and Design Methodology. In IEEE Computer Society Annual Symposium on VLSI, pages 117–124, April 2002.
E. A. Lee. Whaťs Ahead for Embedded Software? IEEE Computer, 33(9):18–26, September 2000.
J. W. S. Liu. Real-Time Systems. Prentice-Hall, 2000.
J. Madsen, S. Mahadevan, K. Virk, and M. Gonzalez. Network-on-Chip Modeling for System-Level Multiprocessor Simulation. In The 24th IEEE International Real-Time Systems Symposium, December 2003.
J. Madsen, K. Virk, and M. Gonzalez. Abstract RTOS Modelling for Multiprocessor System-on-Chip. In International Symposium on System-on-Chip, November 2003.
G. D. Micheli, R. Ernst, and W. Wolf. Readings in Hardware/Software Co-Design. Morgan-Kaufmann, 2001. 1st edition.
V. J. Mooney and D. M. Blough. A Hardware-Software Real-Time Operating System Framework for SoC’s.IEEE Design & Test of Computers, 19(6):44–51, Nov/Dec 2002.
SystemC Workgroup. http://www.systemc.org.
K. Virk and J. Madsen. Resource Allocation Model for Modelling Abstract RTOS on Multiprocessor System-on-Chip. In The 21st Norchip Conference, November 2003.
X. Zhu and S. Malik. A Hierarchical Modeling Framework for On-Chip Communication Architectures. In International Conference on Computer-Aided Design (ICCAD), pages 663–670, 2002.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer Science + Business Media, Inc.
About this chapter
Cite this chapter
Madsen, J., Mahadevan, 1., Virk, K. (2005). Network-Centric System-Level Model for Multiprocessor Soc Simulation. In: Nurmi, J., Tenhunen, H., Isoaho, J., Jantsch, A. (eds) Interconnect-Centric Design for Advanced SoC and NoC. Springer, Boston, MA. https://doi.org/10.1007/1-4020-7836-6_13
Download citation
DOI: https://doi.org/10.1007/1-4020-7836-6_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7835-4
Online ISBN: 978-1-4020-7836-1
eBook Packages: EngineeringEngineering (R0)