Abstract
This chapter describes requirement for testability, the design for testability (DFT) of SOC. It explains the methodology widely followed for SOC DFT and the automatic test pattern generation (ATPG) techniques. It covers the major challenges faced during SOC design in the context of DFT. This chapter introduces the concept of compression and need for test optimization to reduce ATE test times and its impact on economics of SOC.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Chakravarthi, V.S. (2020). SOC Design for Testability (DFT). In: A Practical Approach to VLSI System on Chip (SoC) Design. Springer, Cham. https://doi.org/10.1007/978-3-030-23049-4_7
Download citation
DOI: https://doi.org/10.1007/978-3-030-23049-4_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-23048-7
Online ISBN: 978-3-030-23049-4
eBook Packages: EngineeringEngineering (R0)