Skip to main content

Trace-Based Post-Silicon Validation for VLSI Circuits

  • Book
  • © 2014

Overview

  • Provides a comprehensive summary of state-of-the-art on post-silicon validation
  • Offers automated solutions that are systematic and cost-effective for post-silicon validation, from trace signal selection to trace data transfer
  • Illustrate key concepts and algorithms with real examples
  • Includes supplementary material: sn.pub/extras

Part of the book series: Lecture Notes in Electrical Engineering (LNEE, volume 252)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 16.99 USD 84.99
Discount applied Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (9 chapters)

Keywords

About this book

This book first provides a comprehensive coverage of state-of-the-art validation solutions based on real-time signal tracing to guarantee the correctness of VLSI circuits.  The authors discuss several key challenges in post-silicon validation and provide automated solutions that are systematic and cost-effective.  A series of automatic tracing solutions and innovative design for debug (DfD) techniques are described, including techniques for trace signal selection for enhancing visibility of functional errors, a multiplexed signal tracing strategy for improving functional error detection, a tracing solution for debugging electrical errors, an interconnection fabric for increasing data bandwidth and supporting multi-core debug, an interconnection fabric design and optimization technique to increase transfer flexibility and a DfD design and associated tracing solution for improving debug efficiency and expanding tracing window. The solutions presented in this book improve the validation quality of VLSI circuits, and ultimately enable the design and fabrication of reliable electronic devices.

Authors and Affiliations

  • University of California, Berkeley, Stanford, USA

    Xiao Liu

  • The Chinese University of Hong Kong, Shatin, N.T., Hong Kong SAR

    Qiang Xu

Bibliographic Information

Publish with us