Journal of Electronic Testing

, Volume 30, Issue 6, pp 643–652 | Cite as

Testing Disturbance Faults in Various NAND Flash Memories

  • Chih-Sheng Hou
  • Jin-Fu Li


NAND flash memory is one popular non-volatile memory. Flash memory is prone to disturbance faults due to its specific mechanism of functional operations. Furthermore, different NAND flash memories might be different on the array organizations and the supported functional operations. For example, some NAND flash memories can support the random program operation, but some cannot; some NAND flash memories with single-page wordlines and some with multiple-page wordlines. The differences on the array organizations and the functional operations result in the heavy influence on the testing of disturbance faults. In this paper, therefore, we analyze the disturbance faults for NAND flash memories with different array organizations and functional operations. Also, test algorithms for covering the disturbance faults in various types of NAND flash memories are proposed.


Flash memory March test Disturbance fault NAND flash 



This work is supported in part by National Science Council, Taiwan, R.O.C., under Contract NSC 101-2221-E-008-130-MY3 and NSC 102-2221-E-008-108-MY3. A portion of this work was published in the IEEE Asian Test Symposium (ATS), 2013.


  1. 1.
    Cheng KL, Yeh JC, Wang CW, Huang CT, Wu CW RAMSES-FT: a fault simulator for flash memory testing and diagnostics, In Proceedings 20th IEEE VLSI Test Symposium (VTS), 2002, pp. 281–286Google Scholar
  2. 2.
    Carlo SD, Fabiano M, Piazza R, Prinetto P Exploring modeling and testing of NAND flash memories, In East-West Design & Test Symposium (EWDTS), 2010, pp. 17–20Google Scholar
  3. 3.
    Chiu SK, Yeh JC, Huang CT, Wu CW Diagonal test and diagnostic schemes for flash memory, In Proceedings International Test Conference (ITC), 2002, pp. 37–46Google Scholar
  4. 4.
    Cheng KL, Yeh JC, Wang CW, Huang CT, Wu CW RAMSES-FT: a fault simulator for flash memory testing and diagnostics, In Proceedings 20th IEEE VLSI Test symposium (VTS), 2002, pp. 281–286Google Scholar
  5. 5.
    Huang SB, Hsiao CN, Huang CL (2010) Nonvolatile memory cell, U.S. Patent No. 0013062A1Google Scholar
  6. 6.
    Hynix Semiconductor Inc (2007) NAND Flash HY27UK08BGF,
  7. 7.
    Ielmini D (2009) Reliability issues and modeling of flash and post-flash memory (invited paper), Microelectronic Engineering, vol. 86, no. 7-9, pp. 1870–1875Google Scholar
  8. 8.
    Kim JK, Pyeon HB, Oh H, Schuetz R, Gillingham P Low stress program and single wordline erase schemes for nand flash memory, In Proceedings 22nd IEEE Non-Volatile Semiconductor Memory Workshop, 2007, pp. 19–20Google Scholar
  9. 9.
    Mohammad MG, Saluja KK, Yap A (2001) Fault models and test procedures for flash memory disturbances, Journal of Electronic Testing: Theory and Applications, vol. 17, pp. 495–508Google Scholar
  10. 10.
    Mohammad MG, Saluja KK Simulating program disturb faults in flash memories using SPICE compatible electrical model, IEEE Trans. on Electron Devices, vol. 50, no. 11, pp. 2286–2291, 2003Google Scholar
  11. 11.
    Mohammad MG, Saluja KK (2005) Optimizing program disturb fault tests using defect-based testing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 6, pp. 905–915Google Scholar
  12. 12.
    Mohammad MG, Terkawi L Fault collapsing for flash memory disturb faults, In Proceedings 10th IEEE European Test Symp.(ETS), May 2005, pp. 142–147Google Scholar
  13. 13.
    Micron Technology Inc (2007) NAND Flash Memory MT29F4G08AAA,
  14. 14.
    Mohammad MG, Saluja KK Testing flash memories for tunnel oxide defects, In Proceedings 21st International VLSI Design Conference, 2008, pp. 157–162Google Scholar
  15. 15.
    Wu CF, Huang CT, Wu CW RAMSES: a fast memory fault simulator, In Proceedings IEEE International symposium Defect and Fault Tolerance in VLSI Systems (DFT), 1999, pp. 165–173Google Scholar
  16. 16.
    Yeh JC, Cheng KL, Chou YF, Wu CW (2007) Flash memory testing and built-in self-diagnosis with march-like test algorithms, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 6, pp. 1101–1113Google Scholar
  17. 17.
    Yeh JC, Wu CF, Cheng KL, Chou YF, Huang CT, Wu CW Flash memory built-in self-test using march-like algorithms, In Proceedings 1st IEEE International Workshop on Electronic Design, Test, and Applications (DELTA), 2002, pp. 137–141Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  1. 1.Advanced Reliable Systems (ARES) Laboratory, Department of Electrical EngineeringNational Central UniversityJhongliRepublic of China

Personalised recommendations