Skip to main content
SpringerLink
Log in
Book cover

Encyclopedia of Big Data Technologies pp 922–927Cite as

Hardware-Assisted Compression

  • Reference work entry
  • First Online:

  • 10 Accesses

Definitions

Video compression: Compact representation of digital video.

Discrete cosine transform (DCT): An orthonormal transform used in many compression applications.

Arithmetic coding: An entropy coding technique that is particularly useful for alphabets with a skewed probability distribution.

LZ77: A dictionary based sequence compression algorithm which adaptively builds its dictionary through an optimal parsing of the “past” of the sequence.

Introduction

The information revolution has resulted in the ubiquity of the use of compression. As the explosion in the spread of information persists, the need for energy efficient compression is driving the development of more and more hardware-assisted compression, despite the increasing power of processors. The need is most where the resource constraints are most severe – where the constraints are relative to the application. Video compression deals with a huge amount of temporally sensitive information and thus is highly time-constrained....

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   849.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD   999.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  • Alvarado AS, Lakshminarayan C, Principe JC (2012) Time-based compression and classification of heartbeats. IEEE Trans Biomed Eng 59(6):1641–1648

    Article  Google Scholar 

  • Amarú L, Gaillardon P-E, Burg A, De Micheli G (2014) Data compression via logic synthesis. In: 19th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, pp 628–633

    Google Scholar 

  • Amer I, Badawy W, Jullien G (2005) A high-performance hardware implementation of the H.264 simplified 8/spl times/8 transformation and quantization [video coding]. In: IEEE International Conference on acoustics, speech, and signal processing, proceedings (ICASSP’05)., vol 2. IEEE, pp ii–1137

    Google Scholar 

  • Anastasi G, Conti M, Francesco MD, Passarella A (2009) Energy conservation in wireless sensor networks: a survey. Ad Hoc Netw 7(3):537–568

    Article  Google Scholar 

  • Benini L, Bruni D, Macii A, Macii E (2002) Hardware-assisted data compression for energy minimization in systems with embedded processors. In: Proceedings of the conference on design, automation and test in Europe. IEEE Computer Society, pp 449

    Google Scholar 

  • Cardoso BB, Gomes JGRC (2014) CMOS imager with focal-plane image compression based on the EZW algorithm. In: 2014 IEEE 5th Latin American symposium on circuits and systems. pp 1–4

    Google Scholar 

  • Chang T-S, Kung C-S, Jen C-W (2000) A simple processor core design for DCT/IDCT. IEEE Trans Circuits Syst Video Technol 10(3):439–447

    Article  Google Scholar 

  • Cheng J-M, Duyanovich LM (1995) Fast and highly reliable IBMLZ1 compression chip and algorithm for storage. In: IEEE [IEE95]. pp 143–154

    Google Scholar 

  • Chen YH, Sze V (2015) A deeply pipelined cabac decoder for HEVC supporting level 6.2 high-tier applications. IEEE Trans Circuits Syst Video Technol 25(5):856–868

    Article  Google Scholar 

  • Chen S, Bermak A, Wang Y (2011) A CMOS image sensor with on-chip image compression based on predictive boundary adaptation and memoryless QTD algorithm. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(4):538–547

    Article  Google Scholar 

  • Cho S, Kim H, Kim HY, Kim M (2015) Efficient in-loop filtering across tile boundaries for multi-core HEVC hardware decoders with 4K/8K-UHD video applications. IEEE Trans Multimedia 17(6):778–791

    Article  Google Scholar 

  • Deepu CJ, Lian Y (2015) A joint QRS detection and data compression scheme for wearable sensors. IEEE Trans Biomed Eng 62(1):165–175

    Article  Google Scholar 

  • Deepu CJ, Zhang XY, Wong DLT, Lian Y (2016) An ECG-on-chip with joint QRS detection & data compression for wearable sensors. In: 2016 IEEE international symposium on circuits and systems (ISCAS). IEEE, pp 2908–2908

    Google Scholar 

  • Ekman M, Stenstrom P (2005) A robust main-memory compression scheme. In: ACM SIGARCH computer architecture news, vol 33. IEEE Computer Society, pp 74–85

    Google Scholar 

  • Estevo Filho R de M, Gomes JGRC, Petraglia A (2013) Codebook improvements for a CMOS imager with focal-plane vector quantization. In: 2013 IEEE 4th Latin American symposium on circuits and systems (LASCAS), pp 1–4

    Google Scholar 

  • Franaszek PA, Heidelberger P, Poff DE, Robinson JT (2001) Algorithms and data structures for compressed-memory machines. IBM J Res Dev 45(2):245–258

    Article  Google Scholar 

  • Gong D, He Y, Cao Z (2004) New cost-effective VLSI implementation of a 2-D discrete cosine transform and its inverse. IEEE Trans Circuits Syst Video Technol 14(4):405–415

    Article  Google Scholar 

  • Hasan KK, Ngah UK, Salleh MFM (2014) Efficient hardware-based image compression schemes for wireless sensor networks: a survey. Wirel Pers Commun 77(2):1415–1436

    Article  Google Scholar 

  • ITU-T Recomendation H.261 (1993) Video codec for audiovisual services at p × 64 kbit/s

    Google Scholar 

  • Karargyris A, Bourbakis N (2010) Wireless capsule endoscopy and endoscopic imaging: a survey on various methodologies presented. IEEE Eng Med Biol Mag 29(1):72–83

    Article  Google Scholar 

  • Khurana G, Kassim AA, Chua TP, Mi MB (2006) A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC. IEEE Trans Consum Electron 52(2):536–540

    Article  Google Scholar 

  • Kim S, Lee D, Kim H, Truong NX, Kim J-S (2015) An enhanced one-dimensional SPIHT algorithm and its implementation for TV systems. Displays 40: 68–77

    Article  Google Scholar 

  • Kjelso M, Gooch M, Jones S (1996) Design and performance of a main memory hardware data compressor. In: Beyond 2000: Proceedings of the 22nd EUROMICRO conference hardware and software design strategies, EUROMICRO 96. IEEE, pp 423–430

    Google Scholar 

  • Leon-Salas WD, Balkir S, Sayood K, Hoffman MW, Schemm N (2006) A CMOS imager with focal plane compression. In: Proceedings of IEEE international symposium on circuits and systems, ISCAS 2006. IEEE, pp 4–pp

    Google Scholar 

  • Leon-Salas WD, Balkir S, Sayood K, Schemm N, Hoffman MW (2007) A CMOS imager with focal plane compression using predictive coding. IEEE J Solid-State Circuits 42(11):2555–2572

    Article  Google Scholar 

  • Lin Z, Hoffman MW, Leon WD, Schemm N, Balkir S (2008) A CMOS image sensor with focal plane spiht image compression. In: 2008 IEEE international symposium on circuits and systems. pp 2134–2137

    Google Scholar 

  • Loeffler C, Ligtenberg A, Moschytz GS (1989) Practical fast 1-D DCT algorithms with 11 multiplications. In: 1989 international conference on acoustics, speech, and signal processing, ICASSP-89. IEEE, pp 988–991

    Google Scholar 

  • Martisius I, Birvinskas D, Jusas V, Tamosevicius Z (2011) A 2-D DCT hardware codec based on loeffler algorithm. Elektronika ir Elektrotechnika 113(7):47–50

    Google Scholar 

  • Mitchell JL, Pennebaker WB, Fogg CE, and LeGall DJ (1997) MPEG video compression standard. Chapman and Hall, London

    Book  Google Scholar 

  • Meher PK, Park SY, Mohanty BK, Lim KS, Yeo C (2014) Efficient integer DCT architectures for HEVC. IEEE Trans Circuits Syst Video Technol 24(1):168–178

    Article  Google Scholar 

  • Nunez-Yanez YL, Chouliaras VA, Alfonso D, Rovati FS (2006) Hardware assisted rate distortion optimization with embedded cabac accelerator for the H.264 advanced video codec. IEEE Trans Consum Electron 52(2):590–597

    Article  Google Scholar 

  • Oliveira FDVR, Haas HL, Gomes JGRC, Petraglia A (2013) CMOS imager with focal-plane analog image compression combining DPCM and VQ. IEEE Trans Circuits Syst I: Regular Papers 60(5):1331–1344

    Article  Google Scholar 

  • Olyaei A, Genov R (2007) Focal-plane spatially oversampling cmos image compression sensor. IEEE Trans Circuits Syst I Regul Pap 54(1):26–34

    Article  Google Scholar 

  • Park J-S, Nam W-J, Han S-M, Lee S-S (2012) 2-D large inverse transform (16 × 16, 32 × 32) for HEVC (high efficiency video coding). JSTS: J Semicond Technol Sci 12(2):203–211

    Article  Google Scholar 

  • Pastuszak G (2014) Hardware architectures for the H.265/HEVC discrete cosine transform. IET Image Process 9(6):468–477

    Article  Google Scholar 

  • Pirsch P, Demassieux N, Gehrke W (1995) VLSI architectures for video compression-a survey. Proc IEEE 83(2):220–246

    Article  Google Scholar 

  • Peng B, Ding D, Zhu X, Yu L (2013) A hardware cabac encoder for HEVC. In: 2013 IEEE international symposium on circuits and systems (ISCAS2013), pp 1372–1375

    Google Scholar 

  • Rao KR, Yip P (1990) Discrete Cosine transform – algorithms, advantages, applications. Academic Press, San Diego

    MATH  Google Scholar 

  • Ranjan A, Raha A, Raghunathan V, Raghunathan A (2017) Approximate memory compression for energy-efficiency. In: 2017 IEEE/ACM international symposium on low power electronics and design (ISLPED), pp 1–6

    Google Scholar 

  • Said A, Pearlman WA (1996) A new fast and efficient coder based on set partitioning in hierarchical trees. IEEE Trans Circuits Syst Video Technol 6:243–250

    Article  Google Scholar 

  • Sarmiento D, Pang Z, Sanchez MF, Chen Q, Tenhunen H, Zheng L-R (2010) Mobile wireless sensor system for tracking and environmental supervision. In: 2010 IEEE international symposium on industrial electronics (ISIE). IEEE, pp 470–477

    Google Scholar 

  • Sardashti S, Wood DA (2014) Decoupled compressed cache: exploiting spatial locality for energy optimization. IEEE Micro 34(3):91–99

    Article  Google Scholar 

  • Sardashti S, Arelakis A, Stenström P, Wood DA (2015) A primer on compression in the memory hierarchy. Synthesis Lect Comput Archit 10(5):1–86

    Article  Google Scholar 

  • Sayood K (2017) Introduction to data compression, 5th edn. Morgan Kauffman-Elsevier, San Francisco

    MATH  Google Scholar 

  • Schmitz JA, Gharzai MK, Balkır S, Hoffman MW, White DJ, Schemm N (2017) A 1000 frames/s vision chip using scalable pixel-neighborhood-level parallel processing. IEEE J Solid-State Circuits 52(2):556–568

    Article  Google Scholar 

  • Turcza P, Duplaga M (2013) Hardware-efficient low-power image processing system for wireless capsule endoscopy. IEEE J Biomed Health Inf 17(6): 1046–1056

    Article  Google Scholar 

  • Tremaine RB, Franaszek PA, Robinson JT, Schulz CO, Smith TB, Wazlowski ME, Bland PM (2001) IBM memory expansion technology (MXT). IBM J Res Dev 45(2):271–285

    Article  Google Scholar 

  • Wahid K, Ko S-B, Teng D (2008) Efficient hardware implementation of an image compressor for wireless capsule endoscopy applications. In: IEEE international joint conference on neural networks, IJCNN 2008. IEEE World congress on computational intelligence. IEEE, pp 2761–2765

    Google Scholar 

  • Wang HT, WD-Salas L (2012) A multiresolution algorithm for focal-plane compression. In: 2012 IEEE international symposium on circuits and systems. pp 926–929

    Google Scholar 

  • Ziv J, Lempel A (1977) A universal algorithm for data compression. IEEE Trans Inf Theory IT-23(3): 337–343

    Article  MathSciNet  MATH  Google Scholar 

  • Zhao J, Li S, Chang J, Byrne JL, Ramirez LL, Lim K, Xie Y, Faraboschi P (2015) Buri: scaling big-memory computing with hardware-based memory expansion. ACM Trans Archit Code Optim (TACO) 12(3):31

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Computer Engineering, University of Nebraska-Lincoln, Lincoln, NE, USA

    K. Sayood & S. Balkir

Authors
  1. K. Sayood
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S. Balkir
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to K. Sayood .

Editor information

Editors and Affiliations

  1. Institute of Computer Science, University of Tartu, Tartu, Estonia

    Sherif Sakr

  2. School of Information Technologies, Sydney University, Sydney, Australia

    Albert Y. Zomaya

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this entry

Check for updates. Verify currency and authenticity via CrossMark

Cite this entry

Sayood, K., Balkir, S. (2019). Hardware-Assisted Compression. In: Sakr, S., Zomaya, A.Y. (eds) Encyclopedia of Big Data Technologies. Springer, Cham. https://doi.org/10.1007/978-3-319-77525-8_311

Download citation

Publish with us

Policies and ethics

Search

Navigation