Logical redundancies in irredundant combinational circuits Susanta ChakrabortyDebesh K. DasBhargab B. Bhattacharya OriginalPaper Pages: 125 - 130
An architectural level test generator based on nonlinear equation solving Jaushin LeeJanak H. Patel OriginalPaper Pages: 137 - 150
Aliasing properties of circular MISRs Geetani EdirisooriyaJohn P. Robinson OriginalPaper Pages: 151 - 158
Test program synthesis for modules and chips having boundary scan Jung-Cheun LienMelvin A. Breuer OriginalPaper Pages: 159 - 180
Efficient board interconnect testing using the split boundary scan register Nazar S. HaiderNick Kanopoulos OriginalPaper Pages: 181 - 189
On the exact ordered binary decision diagram size of totally symmetric functions Mark Heap OriginalPaper Pages: 191 - 195