Lecture Notes in Computer Science 4382

Commenced Publication in 1973
Founding and Former Series Editors:
Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison
   Lancaster University, UK
Takeo Kanade
   Carnegie Mellon University, Pittsburgh, PA, USA
Josef Kittler
   University of Surrey, Guildford, UK
Jon M. Kleinberg
   Cornell University, Ithaca, NY, USA
Friedemann Mattern
   ETH Zurich, Switzerland
John C. Mitchell
   Stanford University, CA, USA
Moni Naor
   Weizmann Institute of Science, Rehovot, Israel
Oscar Nierstrasz
   University of Bern, Switzerland
C. Pandu Rangan
   Indian Institute of Technology, Madras, India
Bernhard Steffen
   University of Dortmund, Germany
Madhu Sudan
   Massachusetts Institute of Technology, MA, USA
Demetri Terzopoulos
   University of California, Los Angeles, CA, USA
Doug Tygar
   University of California, Berkeley, CA, USA
Moshe Y. Vardi
   Rice University, Houston, TX, USA
Gerhard Weikum
   Max-Planck Institute of Computer Science, Saarbruecken, Germany
Preface

The 19th Workshop on Languages and Compilers for Parallel Computing was held in November 2006 in New Orleans, Louisiana USA. More than 40 researchers from around the world gathered together to present their latest results and to exchange ideas on topics ranging from parallel programming models, code generation, compilation techniques, parallel data structure and parallel execution models, to register allocation and memory management in parallel environments.

Out of the 49 paper submissions, the Program Committee, with the help of external reviewers, selected 24 papers for presentation at the workshop. Each paper had at least three reviews and was extensively discussed in the committee meeting. The papers were presented in 30-minute sessions at the workshop. One of the selected papers, while still included in the proceedings, was not presented because of an unfortunate visa problem that prevented the authors from attending the workshop.

We were fortunate to have two outstanding keynote addresses at LCPC 2006, both from UC Berkeley. Kathy Yelick presented “Compilation Techniques for Partitioned Global Address Space Languages.” In this keynote she discussed the issues in developing programming models for large-scale parallel machines and clusters, and how PGAS languages compare to languages emerging from the DARPA HPCS program. She also presented compiler analysis and optimization techniques developed in the context of UPC and Titanium source-to-source compilers for parallel program and communication optimizations.

David Patterson’s keynote focused on the “Berkeley View: A New Framework and a New Platform for Parallel Research.” He summarized trends in architecture design and application development and he discussed how these will affect the process of developing system software for parallel machines, including compilers and libraries. He also presented the Research Accelerator for Multiple Processors (RAMP), an effort to develop a flexible, scalable and economical FPGA-based platform for parallel architecture and programming systems research. Summaries and slides of the keynotes and the program are available from the workshop Web site http://www.lcpcworkshop.org.

The success of the LCPC 2006 workshop would not have been possible without help from many people. We would like to thank the Program Committee members for their time and effort in reviewing papers. We wish to thank Gerald Baumgartner, J. Ramanujam, and P. Sadayappan for being wonderful hosts. The LCPC Steering Committee, especially David Padua, provided continuous support and encouragement. And finally, we would like to thank all the authors who submitted papers to LCPC 2006.

March 2007

Gheorghe Almási
Călin Cașcaval
Peng Wu
Organization

Steering Committee

Utpal Banerjee Intel Corporation
David Gelernter Yale University
Alex Nicolau University of California, Irvine
David Padua University of Illinois, Urbana-Champaign

Organizing Committee

Program Co-chairs Gheorghe Almási, IBM Research
Călin Caşcaval, IBM Research
Peng Wu, IBM Research

Local Co-chairs Gerald Baumgartner, Louisiana State University
J. Ramanujam, Louisiana State University
P. Sadayappan, Ohio State University

Program Committee

Vikram Adve University of Illinois at Urbana-Champaign
Gheorghe Almási IBM Research
Eduard Ayguad Universitat de Politècnica de Catalunya
Gerald Baumgartner Louisiana State University
Călin Caşcaval IBM Research
Rudolf Eigenmann Purdue University
Maria-Jesus Garzaran University of Illinois at Urbana-Champaign
Zhiyuan Li Purdue University
Sam Midkiff Purdue University
Paul Petersen Intel Corp.
J. Ramanujam Louisiana State University
P. Sadayappan Ohio State University
Peng Wu IBM Research
# Table of Contents

## Keynote I

Compilation Techniques for Partitioned Global Address Space Languages ................................................................. 1  

*Kathy Yelick*

## Session 1: Programming Models

Can Transactions Enhance Parallel Programs? ............................. 2  

*Troy A. Johnson, Sang-Ik Lee, Seung-Jai Min, and Rudolf Eigenmann*

Design and Use of htalib – A Library for Hierarchically Tiled Arrays ... 17  

*Ganesh Bikshandi, Jia Guo, Christoph von Praun, Gabriel Tanase, Basilio B. Fraguela, María J. Garzarán, David Padua, and Lawrence Rauchwerger*

SP@CE - An SP-Based Programming Model for Consumer Electronics Streaming Applications ................................................. 33  

*Ana Lucia Varbanescu, Maïk Nijhuis, Arturo González-Escribano, Henk Síps, Herbert Bos, and Henri Bal*

## Session 2: Code Generation

Data Pipeline Optimization for Shared Memory Multiple-SIMD Architecture ................................................................. 49  

*Weihua Zhang, Tao Bao, Binyu Zang, and Chuanqi Zhu*

Dependence-Based Code Generation for a CELL Processor .......... 64  

*Yuan Zhao and Ken Kennedy*

Expression and Loop Libraries for High-Performance Code Synthesis ... 80  

*Christopher Mueller and Andrew Lumsdaine*

Applying Code Specialization to FFT Libraries for Integral Parameters ................................................................. 96  

*Minhaj Ahmad Khan and Henri-Pierre Charles*

## Session 3: Parallelism

A Characterization of Shared Data Access Patterns in UPC Programs ................................................................. 111  

*Christopher Barton, Călin Cașcaval, and José Nelson Amaral*
Exploiting Speculative Thread-Level Parallelism in Data Compression Applications............................ 126  
Shengyue Wang, Antonia Zhai, and Pen-Chung Yew

On Control Signals for Multi-Dimensional Time......................... 141  
DaeGon Kim, Gautam, and S. Rajopadhye

Keynote II

The Berkeley View: A New Framework and a New Platform for Parallel Research .......................... 156  
David Patterson

Session 4: Compilation Techniques

An Effective Heuristic for Simple Offset Assignment with Variable Coalescing .......................................................... 158  
Hassan Salamy and J. Ramanujam

Iterative Compilation with Kernel Exploration......................... 173  
D. Barthou, S. Donadio, A. Duchateau, W. Jalby, and E. Courtois

Quantifying Uncertainty in Points-To Relations ...................... 190  
Constantino G. Ribeiro and Marcelo Cintra

Session 5: Data Structures

Cache Behavior Modelling for Codes Involving Banded Matrices ...... 205  
Diego Andrade, Basilio B. Fraguela, and Ramón Doallo

Tree-Traversal Orientation Analysis ........................................ 220  
Kevin Andrusky, Stephen Curial, and José Nelson Amaral

UTS: An Unbalanced Tree Search Benchmark ......................... 235  
Stephen Olivier, Jun Huan, Jinze Liu, Jan Prins, James Dinan,  
P. Sadayappan, and Chau-Wen Tseng

Session 6: Register Allocation

Copy Propagation Optimizations for VLIW DSP Processors with Distributed Register Files ....................... 251  
Chung-Ju Wu, Sheng-Yuan Chen, and Jenq-Kuen Lee

Optimal Bitwise Register Allocation Using Integer Linear Programming........................................... 267  
Rajkishore Barik, Christian Grothoff, Rahul Gupta,  
Vinayaka Pandit, and Raghavendra Udupa
Register Allocation: What Does the NP-Completeness Proof of Chaitin et al. Really Prove? Or Revisiting Register Allocation: Why and How... 283
Florent Bouchez, Alain Darte, Christophe Guillon, and Fabrice Rastello

Session 7: Memory Management

Custom Memory Allocation for Free ................................. 299
Alin Jula and Lawrence Rauchwerger

Optimizing the Use of Static Buffers for DMA on a CELL Chip ........ 314
Tong Chen, Zehra Sura, Kathryn O’Brien, and John K. O’Brien

Runtime Address Space Computation for SDSM Systems ........... 330
Jairo Balart, Marc Gonzàlez, Xavier Martorell,
Eduard Ayguadé, and Jesús Labarta

A Static Heap Analysis for Shape and Connectivity: Unified Memory Analysis: The Base Framework ....................... 345
Mark Marron, Deepak Kapur, Darko Stefanovic, and Manuel Hermenegildo

Author Index .................................................. 365