Sub-threshold Design for Ultra Low-Power Systems
SERIES ON INTEGRATED CIRCUITS AND SYSTEMS

Anantha Chandrakasan, Editor
Massachusetts Institute of Technology
Cambridge, Massachusetts, USA

Published books in the series:

A Practical Guide for SystemVerilog Assertions
Srikanth Vijayaraghavan and Meyyappan Ramanathan

Statistical Analysis and Optimization for VLSI: Timing and Power
Ashish Srivastava, Dennis Sylvester and David Blaauw

Leakage in Nanometer CMOS Technologies
Siva G. Narendra and Anantha Chandrakasan

Thermal and Power Management of Integrated Circuits
Arman Vassighi and Manoj Sachdev

High Performance Energy Efficient Microprocessor Design
Vojin Oklobdzija and Ram Krishnamurthy (Eds.)

Abstraction Refinement for Large Scale Model Checking
Chao Wang, Gary D. Hachtel and Fabio Somenzi
Sub-threshold Design for Ultra Low-Power Systems
Sub-threshold Voltage Circuit Design for Ultra Low Power Systems
Preface

Although energy dissipation has improved with each new technology node, because SoCs are integrating tens of million devices on-chip, the energy expended per operation has become a critical consideration in digital and analog integrated circuits. The focus of this book is sub-threshold circuit design, which involves scaling voltages below the device thresholds. In this region, the energy per operation can be reduced by an order of magnitude compared to conventional operation but at the cost of circuit performance. In many emerging applications such as self-powered RFID, wireless sensors networks, and portable devices (PDAs, medical monitoring, etc.), the overall battery lifetime is the primary design metric. Sub-threshold design can also be applied to burst mode applications (e.g., a cell-phone processor) where the process spends a significant amount of time in the standby mode. The supply voltage can be reduced to the deep sub-threshold region, dramatically saving power in logic and memory.

Extremely low-power design was first explored in the 1970s for the design of applications such as wristwatch and calculator circuits. Dr. Eric Vittoz pioneered the design and modeling of weak-inversion circuits. In this book, Eric provides his perspective on the evolution of sub-threshold circuit design. Dr. Eric Vittoz and Dr. Christian Enz introduce key models necessary for the design and optimization of weak inversion circuits. Design using weak inversion has been widely adopted in analog circuits, and Eric introduces the key design considerations. His contributions and perspectives are critical to the completeness of this book. We are grateful for his insights.

Ultra-low-voltage CMOS digital operation was demonstrated by Prof. James Meindl and Dr. Richard Swanson in a Journal of Solid-State Circuits paper (April 1972); they predicted CMOS logic operating at a supply voltage of $8kt/q \approx 200\text{mV}$ at room temperature and derived the fundamental limits of voltage scaling [1]. This is a key result for low-voltage logic digital design and is an inspiration for many of the results described in this book.

This book focuses on the design of ultra-low-voltage digital circuits (< 0.4V) in scaled technologies. Sub-threshold logic in scaled technology also has
potential usefulness in high-performance applications. This book introduces the key challenges associated with sub-threshold design including circuit modeling, digital logic design (sizing, logic style selection, optimum supply voltage operation, etc.), memory design, and analog design. In scaled technologies and at low-voltages, the energy contribution due to sub-threshold leakage cannot be ignored. An optimum supply voltage for digital operation is derived that balances leakage and switching energy.

Conventional design approaches for logic scale well into the sub-threshold region, however, proper device sizing is necessary (especially in sequential blocks). The key challenge in the design of ultra-low-voltage digital systems is memory operation. Unfortunately, conventional memory circuits do not easily scale, so new cell-design along with architectures and I/O circuits are required. The energy must be minimized while keeping the cell area overhead to a minimum. This book highlights the importance of design methods that account for process variations, which have a larger impact in low-voltage operation.

The results described in this text book were primarily developed as a part of Ph.D. thesis research at the Massachusetts Institute of Technology [2][3]. The book provides a first step towards the design of ultra-low-voltage circuits. We expect continued development in this area and widespread use of sub-threshold design in many emerging applications.

Alice Wang  
Texas Instruments, Inc.
Benton H. Calhoun  
University of Virginia
Anantha P. Chandrakasan  
Massachusetts Institute of Technology
List of Contributors

Eric A. Vittoz, Swiss Institute of Technology Lausanne (EPFL)

Eric A. Vittoz received his E.E. degree from Polytechnical School University of Lausanne in 1961 and his Ph.D. from EPFL (Swiss Institute of Technology Lausanne) in 1969. He joined the Watchmakers Electronic Center (CEH) in 1962. He was head of the Advanced Circuit Department in 1967, then Vice Director and head of the Applications Division in 1971. In 1984, he took the responsibility of the Circuits and Systems Research Division of CSEM (Swiss center for Electronics and Microtechnology), and was Executive VP in 1991, head of Integrated Circuits and Systems, then head of Advanced Microelectronics in 1997, before retiring in 2004. Since 1975, he has been teaching analog circuit design and supervising students at EPFL, where he became professor in 1982.

Dr. Vittoz has been involved in the formation of the IEEE Solid-State Circuits Society and was a member of its AdCom from 1996 to 1999. He has authored or co-authored more than 140 papers and holds 26 patents in the fields of very low-power microelectronics, compact transistor modeling, analog CMOS circuit design and biology-inspired analog VLSI. A Life Fellow of the IEEE, he is the recipient of the 2004 IEEE Solid-State Circuits Award.

Joyce Kwong, Massachusetts Institute of Technology

Joyce Kwong received the BASc degree in computer engineering from University of Waterloo in 2004. She is currently pursuing the MS and PhD degrees in electrical engineering at Massachusetts Institute of Technology. Her research interests include sub-threshold circuits, statistical modeling and design techniques for process variation.

Christian C. Enz, Swiss Center for Electronics and Microtechnology (CSEM)

Christian Enz, PhD, Swiss Federal Institute of Technology (EPFL), 1989, is currently VP at the Swiss Center for Electronics and Microtechnology (CSEM) in Neuchtel, Switzerland, where he is head of the Microelectronics Division. Since 1999, he is also a Professor at EPFL, where he lectures and supervises students in the field of analog and RF IC design. Prior to joining the CSEM, he was a Principal Senior Engineer at Conexant (formerly Rockwell Semiconductor Systems), Newport Beach, CA. His technical interests and expertise are in the field of wireless sensor networks, very low-power analog and RF IC design and semiconductor device modeling. He is one of the developers of the EKV MOS transistor model and author of the book “Charge-Based MOS Transistor Modeling - The EKV Model for Low-Power and RF IC Design” (Wiley, 2006). He is the author and co-author of more than 130 scientific papers and has contributed to numerous presentations and advanced engineering courses.
# Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Introduction</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Energy-Constrained Applications</td>
<td>2</td>
</tr>
<tr>
<td>1.1.1 Micro-sensor Networks and Nodes</td>
<td>2</td>
</tr>
<tr>
<td>1.1.2 Radio Frequency Identification (RFID)</td>
<td>3</td>
</tr>
<tr>
<td>1.1.3 Low-power Digital Signal Processor (DSP) and Microcontroller Units (MCU)</td>
<td>3</td>
</tr>
<tr>
<td>1.2 System requirements</td>
<td>4</td>
</tr>
<tr>
<td>1.2.1 Battery Lifetimes</td>
<td>4</td>
</tr>
<tr>
<td>1.2.2 Energy Harvesting</td>
<td>4</td>
</tr>
<tr>
<td>1.3 Book Summary</td>
<td>5</td>
</tr>
<tr>
<td>2 Origins of Weak Inversion (or Sub-threshold) Circuit Design</td>
<td>7</td>
</tr>
<tr>
<td>by Eric A. Vittoz</td>
<td></td>
</tr>
<tr>
<td>3 Survey of Low-voltage Implementations</td>
<td>11</td>
</tr>
<tr>
<td>3.1 Technology Scaling</td>
<td>11</td>
</tr>
<tr>
<td>3.2 Low-voltage Logic Designs</td>
<td>14</td>
</tr>
<tr>
<td>3.3 History of Minimum Voltage</td>
<td>17</td>
</tr>
<tr>
<td>3.4 History of Minimum Energy</td>
<td>20</td>
</tr>
<tr>
<td>3.5 Survey of Sub-threshold CMOS Circuits</td>
<td>22</td>
</tr>
<tr>
<td>4 Minimizing Energy Consumption</td>
<td>25</td>
</tr>
<tr>
<td>4.1 Energy-Performance Contours</td>
<td>25</td>
</tr>
<tr>
<td>4.1.1 Variable Activity Factor Circuit</td>
<td>25</td>
</tr>
<tr>
<td>4.1.2 Energy-Performance Contours</td>
<td>26</td>
</tr>
<tr>
<td>4.1.3 Activity Factor</td>
<td>28</td>
</tr>
<tr>
<td>4.2 Modeling Minimum Energy Consumption</td>
<td>30</td>
</tr>
<tr>
<td>4.2.1 Sub-Threshold Leakage Current Models</td>
<td>30</td>
</tr>
<tr>
<td>4.2.2 Other Components of Current</td>
<td>34</td>
</tr>
<tr>
<td>4.2.3 Minimum Energy Point Model</td>
<td>35</td>
</tr>
</tbody>
</table>
4.3 Minimum Energy Point Dependencies .................................. 42
  4.3.1 Operating Scenario ................................................. 42
  4.3.2 Temperature ......................................................... 45
  4.3.3 Architecture ....................................................... 46

5 EKV Model of the MOS Transistor ........................................ 49
   by Eric A. Vittoz and Christian C. Enz
   5.1 Introduction and Definitions ...................................... 49
   5.2 Density of Mobile Charge .......................................... 50
      5.2.1 Threshold Function ............................................. 50
      5.2.2 Approximation in Strong Inversion ............................. 52
      5.2.3 General Case .................................................... 53
      5.2.4 Approximation in Weak Inversion .............................. 54
   5.3 Drain Current and Modes of Operation ............................ 54
      5.3.1 Charge-Current Relationship ................................ 54
      5.3.2 Forward and Reverse Components .............................. 55
      5.3.3 General Current Expression .................................. 56
      5.3.4 Modes of Operation and Inversion Coefficient ............... 57
      5.3.5 Output Characteristics and Saturation Voltage ............. 58
      5.3.6 Weak Inversion Approximation ................................ 59
   5.4 Small-Signal Model ................................................ 59
      5.4.1 Transconductances .............................................. 59
      5.4.2 Residual Conductance in Saturation and Maximum
               Voltage Gain .................................................. 61
      5.4.3 Small-Signal AC Model ........................................ 61
   5.5 Transistor Operated As a Pseudo-Resistor ....................... 62
   5.6 Noise ............................................................... 63
      5.6.1 Noise model .................................................... 63
      5.6.2 Channel Noise .................................................. 64
      5.6.3 Interface Noise ................................................ 65
      5.6.4 Total Noise .................................................... 65
   5.7 Temperature effects ............................................... 65
   5.8 Non-ideal effects ................................................ 67
      5.8.1 Mismatch ........................................................ 67
      5.8.2 Polysilicon Gate Depletion .................................. 69
      5.8.3 Band Gap Widening ............................................ 70
      5.8.4 Gate Leakage ................................................... 71
      5.8.5 Drain-Induced Barrier Lowering (DIBL) ....................... 72

6 Digital Logic .......................................................... 75
   6.1 Inverter Operation in Sub-threshold ............................. 75
      6.1.1 Sub-threshold Inverter Delay ................................. 75
      6.1.2 Sub-threshold Voltage Transfer Characteristics (VTCs) .... 77
      6.1.3 Inverter Sizing for Minimum Energy ......................... 82
   6.2 Sub-threshold CMOS Standard Cell Library ....................... 83
6.2.1 Parallel Devices ........................................ 84
6.2.2 Stacked Devices ........................................ 86
6.2.3 Flip-flops ........................................ 87
6.2.4 Ratioed Circuits ........................................ 88
6.2.5 Measured Results from Test Chip ................. 89
6.3 Logic Families in Sub-threshold ....................... 92
   by Joyce Kwong
   6.3.1 Process Variation in Sub-threshold Logic .......... 92
   6.3.2 Evaluating Logic Styles in the Context of Variations ... 95
7 Sub-threshold Memories ..................................... 103
   7.1 Register Files ........................................ 103
      7.1.1 Write Port and Memory Cell ...................... 104
      7.1.2 Read Bitline Architectures ..................... 105
      7.1.3 Sub-threshold Register File ..................... 114
   7.2 Sub-threshold SRAM .................................... 115
      7.2.1 SRAM Overview .................................... 116
      7.2.2 6-Transistor SRAM Bitcell in Sub-threshold .... 123
      7.2.3 Write Operation .................................... 124
      7.2.4 Read Operation .................................... 127
      7.2.5 Static Noise Margin in sub-threshold ........... 129
      7.2.6 A Sub-threshold Bit-cell Design ............... 131
      7.2.7 65nm Sub-threshold SRAM Test Chip ............. 139
8 Analog Circuits in Weak Inversion ....................... 147
   by Eric A. Vittoz
   8.1 Introduction .......................................... 147
   8.2 Minimum Saturation Voltage .......................... 148
      8.2.1 Current Mirrors .................................. 148
      8.2.2 Cascode Mirrors .................................. 148
      8.2.3 Low-Voltage Amplifiers .......................... 150
   8.3 Maximum Transconductance-to-Current Ratio ....... 151
      8.3.1 Differential Pair .................................. 151
      8.3.2 Single-Stage Operational Transconductance Amplifiers (OTA) .................................. 154
   8.4 Exponential Characteristics ......................... 156
      8.4.1 Voltage and Current Reference .................. 156
      8.4.2 Amplitude Regulator .............................. 157
      8.4.3 Translinear Circuits .............................. 158
      8.4.4 Log-Domain Filters [177, 178, 179, 180] ...... 161
   8.5 Pseudo-Resistor ...................................... 162
      8.5.1 Analysis of Circuits .............................. 162
      8.5.2 Emulation of Variable Resistive Networks ...... 163
9 System Examples .......................................................... 167
  9.1 A Sub-threshold FFT Processor .................................. 167
    9.1.1 The Fast Fourier Transform ............................... 168
    9.1.2 Energy-Aware Architectures .............................. 169
    9.1.3 Minimum Energy Point Analysis ......................... 170
    9.1.4 Measurements ............................................. 171
  9.2 Ultra-Dynamic Voltage Scaling ................................ 173
    9.2.1 DVS and Local Voltage Dithering ....................... 174
    9.2.2 Ultra-Dynamic Voltage Scaling (UDVS) Test Chip .... 178
    9.2.3 UDVS System Considerations ............................. 184

A Acronyms ................................................................. 191

References ................................................................. 193

Index ..................................................................... 207