Preface

PATMOS 2012 was the 22nd in a series of international workshops on Power and Timing Modeling, Optimization and Simulation. The PATMOS meeting has evolved, during the years, into a leading scientific event where industry and academia meet to discuss power and timing aspects in modern integrated circuit and system design. Both universities and companies are invited to participate.

The objective of this workshop is to provide a forum in which to discuss and investigate emerging challenges in methodologies and tools for the design of upcoming generations of integrated circuits and systems, including reconfigurable hardware such as FPGAs. The technical program focused on timing, performance, and power consumption as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis, and optimization.

September 2012
Alex Yakovlev
Delong Shang
Organization

PATMOS 2012 was organized by Newcastle University, UK.

Organizing Committee

General Chairs

Alex Yakovlev  
Newcastle University, UK
Delong Shang  
Newcastle University, UK

Program Chair

José L. Ayala  
UCM, Spain

Publicity Chair

Ian Clark  
Newcastle University, UK

Publication Chair

Fei Xia  
Newcastle University, UK

Local Committee

Joan Atkinson
Maciej Koutny
Claire Smith
Danil Sokolov

Steering Committee

Antonio J. Acosta  
Enrico Macii  
Christian Piguet
Nadien Azemard  
Philippe Maurien  
Dimitrios Soudris
Joan Figueras  
Jose Monteiro  
Diederik Verkest
Reiner Hartenstein  
Wolfgang Nebel  
Roberto Zafalon
Jorge Juan-Chico  
Vassilis Paliouras

Sponsoring Institutions

Newcastle University
University of Leicester
EPSRC
Formal Methods Europe
# Table of Contents

Sleep-Transistor Based Power-Gating Tradeoff Analyses .............. 1  
*Sven Rosinger and Wolfgang Nebel*

Modelling and Analysis of Manufacturing Variability Effects from Process to Architectural Level ................................. 11  
*Chenxi Ni, Ziyad Al Tarawneh, Gordon Russell, and Alex Bystrov*

Non-invasive Power Simulation at System-Level with SystemC .......... 21  
*Daniel Lorenz, Philipp A. Hartmann, Kim Grüttnier, and Wolfgang Nebel*

*Masahiro Kondo, Shinichi Nishizawa, Tohru Ishihara, and Hidetoshi Onodera*

An Extended Metastability Simulation Method for Synchronizer Characterization .............................................................. 42  
*Salomon Beer and Ran Ginosar*

Phase Space Based NBTI Model .................................................. 52  
*Reef Eilers, Malte Metzdorf, Sven Rosinger, Domenik Helms, and Wolfgang Nebel*

Fast Propagation of Hamming and Signal Distances for Register-Transfer Level Datapaths .................................................. 62  
*Axel Reimer, Lars Kosmann, Daniel Lorenz, and Wolfgang Nebel*

Noise Margin Based Library Optimization Considering Variability in Sub-threshold ............................................................ 72  
*Tobias Gemmeke, Maryam Ashouei, and Tobias G. Noll*

TCP Window Based DVFS for Low Power Network Controller SoC .... 83  
*Eyal-Itzhak Nave and Ran Ginosar*

Adaptive Synchronization for DVFS Applications ............................ 93  
*Ghaith Tarawneh and Alex Yakovlev*

Muller C-Element Metastability Containment ................................ 103  
*Thomas Polzer, Andreas Steininger, and Jakob Lechner*
Low Power Implementation of Trivium Stream Cipher .......... 113
J.M. Mora-Gutiérrez, C.J. Jiménez-Fernández, and M. Valencia-Barrero

A Generic Architecture for Robust Asynchronous Communication Links ........................................................... 121
Jakob Lechner and Robert Najvirt

Direct Statistical Simulation of Timing Properties in Sequential Circuits ................................................................. 131
Javier Rodríguez, Qin Tang, Amir Zjajo, Michel Berkelaar, and Nick van der Meijs

PVTA Tolerant Self-adaptive Clock Generation Architecture ........ 142
Jordi Pérez-Puigdemont, Antonio Calomarde, and Francesc Moll

On-Chip NBTI and PBTI Tracking through an All-Digital Aging Monitor Architecture .................................................. 155
Hossein Karimiyan Alidash, Andrea Calimera, Alberto Macii, Enrico Macii, and Massimo Poncino

Two-Phase MOBILE Interconnection Schemes for Ultra-Grain Pipeline Applications ...................................................... 166
Juan Núñez, María J. Avedillo, and José M. Quintana

Design of a 150 mV Supply, 2 MIPS, 90nm CMOS, Ultra-Low-Power Microprocessor ...................................................... 175
Pieter Weckx, Nele Reynders, Ilse de Moffarts, and Wim Dehaene

Run-Time Measurement of Harvested Energy for Autarkic Sensor Operation ............................................................... 185
Dimitris Bekiaris, Ioannis Kosmadakis, George Stassinopoulos, Dimitrios Soudris, Theodoros Laopoulos, Gregory Doumenis, and Stylianos Siskos

Low-Power Delay Sensors on FPGAs ........................................ 194
Panagiotis Sakellariou and Vassilis Paliouras

Observability Conditions and Automatic Operand-Isolation in High-Throughput Asynchronous Pipelines ....................... 205
Arash Saifhashemi and Peter A. Beerel

Dynamic Power Management of a Computer with Self Power-Managed Components ....................................................... 215
Maryam Triki, Yanzhi Wang, Ahmed C. Ammari, and Massoud Pedram

Network Time Synchronization: A Full Hardware Approach ........ 225
Jorge Juan, Julian Viejo, and Manuel J. Bellido
Case Studies of Logical Computation on Stochastic Bit Streams ........ 235
   Peng Li, Weikang Qian, David J. Lilja, Kia Bazargan, and
   Marc D. Riedel

dRail: A Novel Physical Layout Methodology for Power Gated
Circuits ........................................................................... 245
   Jatin N. Mistry, John Biggs, James Myers,
   Bashir M. Al-Hashimi, and David Flynn

Author Index ................................................................. 257