Languages and Compilers for Parallel Computing

18th International Workshop, LCPC 2005
Hawthorne, NY, USA, October 20-22, 2005
Revised Selected Papers
Preface

The 18th International Workshop on Languages and Compilers for High-Performance Computing was scheduled to be held in New Orleans, Louisiana, in October 2005. Unfortunately, because of the devastation caused by Hurricane Katrina the meeting needed to be moved. It was held in Hawthorne, New York, thanks to help from IBM. The workshop is an annual forum for leading research groups to present their current research activities and the latest results, covering languages, compiler techniques, runtime environments, and compiler-related performance evaluation for parallel and high-performance computing. Sixty-five researchers from Canada, France, Japan, Korea, P.R. China, Spain, Switzerland, Taiwan, UK, and the USA attended the workshop.

Thirty-four research papers (26 regular papers and eight short papers) were presented at the workshop. These papers were reviewed by the Program Committee; external reviewers were used as needed. The authors then received additional comments during the workshop. The revisions after the workshop are now assembled into these final proceedings.

We thank Siddhartha Chatterjee from the IBM T.J. Watson Research Center for his keynote talk titled “The Changing Landscape of Parallel Computing.” The workshop included a special session titled “High-Productivity Languages for HPC: Compiler Challenges” consisting of invited talks on the three languages being developed by the DARPA High-Productivity Computing Systems (HPCS) vendors. The talks were given by Steve Dietz (from Cray on the language Chapel), Vivek Sarkar (from IBM on the language X10), and David Chase (from Sun on the language Fortress). Frederica Darema gave a presentation during the workshop banquet about the proposed Dynamic Data-Driven Applications Systems (DDDAS) program at the US National Science Foundation.

The workshop was sponsored by the US National Science Foundation and by International Business Machines Corporation. Their generous contribution is greatly appreciated. We appreciate the assistance offered by the staff in the Department of Computer Science and Engineering at the Ohio State University and thank Alex Ramirez of Universitat Politècnica de Catalunya (Spain) for generous help with the paper submission and review software. Our special thanks go to the LCPC 2005 Program Committee and the external reviewers for their efforts in reviewing the submissions. Advice and suggestions from both the Steering Committee and the Program Committee are much appreciated. Finally, we wish to thank all the authors and participants for their contributions and lively discussions, which made the workshop a success.

November 2006

Eduard Ayguadé, Gerald Baumgartner,
J. (Ram) Ramanujam, P. (Saday) Sadayappan
Organization

Committees

General/Program Co-chairs: Eduard Ayguadé  
(Universitat Politècnica de Catalunya, Spain)  
Gerald Baumgartner  
(Louisiana State University, USA)  
J. (Ram) Ramanujam  
(Louisiana State University, USA)  
P. (Saday) Sadayappan  
(The Ohio State University, USA)

Program Committee: Nancy Amato  
(Texas A&M University, USA)  
Gheorghe Almási  
(IBM Thomas J. Watson Research Center, USA)  
Eduard Ayguadé  
(Universitat Politècnica de Catalunya, Spain)  
Gerald Baumgartner  
(Louisiana State University, USA)  
Calin Cascaval  
(IBM Thomas J. Watson Research Center, USA)  
Rudolf Eigenmann  
(Purdue University, USA)  
Zhiyuan Li  
(Purdue University, USA)  
Sam Midkiff  
(Purdue University, USA)  
J. (Ram) Ramanujam  
(Louisiana State University, USA)  
Lawrence Rauchwerger  
(Texas A&M University, USA)  
P. (Saday) Sadayappan  
(The Ohio State University, USA)  
Bjarne Stroustrup  
(Texas A&M University, USA)  
Peng Wu  
(IBM Thomas J. Watson Research Center, USA)
VIII Organization

Local Organizing Committee: Gheorghe Almási  
(IBM Thomas J. Watson Research Center, USA)  
Calin Cascaval  
(IBM Thomas J. Watson Research Center, USA)  
Peng Wu  
(IBM Thomas J. Watson Research Center, USA)  

Steering Committee: Utpal Banerjee  
(Intel Corporation, USA)  
David Gelernter  
(Yale University, USA)  
Alex Nicolau  
(University of California, Irvine, USA)  
David Padua  
(University of Illinois at Urbana-Champaign, USA)  

Sponsors

National Science Foundation, USA  
International Business Machines Corporation
# Table of Contents

Revisiting Graph Coloring Register Allocation: A Study of the Chaitin-Briggs and Callahan-Koblenz Algorithms .......................... 1
    *Keith D. Cooper, Anshuman Dasgupta, and Jason Eckhardt*

Register Pressure in Software-Pipelined Loop Nests: Fast Computation and Impact on Architecture Design .................................. 17
    *Alban Douillet and Guang R. Gao*

Manipulating MAXLIVE for Spill-Free Register Allocation .............. 32
    *Shashi Deepa Arcot, Henry Gordon Dietz, and Sarojini Priyadarshini Rajachidambaram*

Optimizing Packet Accesses for a Domain Specific Language on Network Processors ................................................................. 47
    *Tao Liu, Xiao-Feng Li, Lixia Liu, Chengyong Wu, and Roy Ju*

Array Replication to Increase Parallelism in Applications Mapped to Configurable Architectures ................................................ 62
    *Heidi E. Ziegler, Priyadarshini L. Malusare, and Pedro C. Diniz*

Generation of Control and Data Flow Graphs from Scheduled and Pipelined Assembly Code ......................................................... 76
    *David C. Zaretsky, Gaurav Mittal, Robert Dick, and Prith Banerjee*

Applying Data Copy to Improve Memory Performance of General Array Computations ................................................................. 91
    *Qing Yi*

A Cache-Conscious Profitability Model for Empirical Tuning of Loop Fusion ................................................................. 106
    *Apan Qasem and Ken Kennedy*

Optimizing Matrix Multiplication with a Classifier Learning System .... 121
    *Xiaoming Li and María Jesús Garzarán*

A Language for the Compact Representation of Multiple Program Versions ................................................................. 136
    *Sebastien Donadio, James Brodman, Thomas Roeder, Kamen Yotov, Denis Barthou, Albert Cohen, María Jesús Garzarán, David Padua, and Keshav Pingali*

Efficient Computation of May-Happen-in-Parallel Information for Concurrent Java Programs .................................................. 152
    *Rajkishore Barik*
Evaluating the Impact of Thread Escape Analysis on a Memory Consistency Model-Aware Compiler ........................................... 170
Chi-Leung Wong, Zehra Sura, Xing Fang, Kyungwoo Lee, Samuel P. Midkiff, Jaejin Lee, and David Padua

Concurrency Analysis for Parallel Programs with Textually Aligned Barriers ............................................................. 185
Amir Kamil and Katherine Yelick

Titanium Performance and Potential: An NPB Experimental Study .... 200
Kaushik Datta, Dan Bonachea, and Katherine Yelick

Efficient Search-Space Pruning for Integrated Fusion and Tiling Transformations ............................................................. 215
Xiaoyang Gao, Sriram Krishnamoorthy, Swarup Kumar Sahoo, Chi-Chung Lam, Gerald Baumgartner, J. Ramanujam, and P. Sadayappan

Automatic Measurement of Instruction Cache Capacity ............... 230
Kamen Yotov, Sandra Jackson, Tyler Steele, Keshav Pingali, and Paul Stodghill

Combined ILP and Register Tiling: Analytical Model and Optimization Framework ............................................................ 244
Lakshminarayanan Renganarayana, U. Ramakrishna, and Sanjay Rajopadhye

Analytic Models and Empirical Search: A Hybrid Approach to Code Optimization .............................................................. 259
Arkady Epshteyn, María Jesús Garzarán, Gerald DeJong, David Padua, Gang Ren, Xiaoming Li, Kamen Yotov, and Keshav Pingali

Testing Speculative Work in a Lazy/Eager Parallel Functional Language ................................................................. 274
Alberto de la Encina, Ismael Rodríguez, and Fernando Rubio

Loop Selection for Thread-Level Speculation ........................................ 289
Shengyue Wang, Xiaoru Dai, Kiran S. Yellajyosula, Antonia Zhai, and Pen-Chung Yew

Software Thread Level Speculation for the Java Language and Virtual Machine Environment ............................................. 304
Christopher J.F. Pickett and Clark Verbrugge

Lightweight Monitoring of the Progress of Remotely Executing Computations ............................................................... 319
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Using Platform-Specific Performance Counters for Dynamic Compilation</td>
<td>334</td>
</tr>
<tr>
<td><em>Florian Schneider and Thomas R. Gross</em></td>
<td></td>
</tr>
<tr>
<td>A Domain-Specific Interpreter for Parallelizing a Large Mixed-Language Visualisation Application</td>
<td>347</td>
</tr>
<tr>
<td><em>Karen Osmond, Olav Beckmann, Anthony J. Field, and Paul H.J. Kelly</em></td>
<td></td>
</tr>
<tr>
<td>Compiler Control Power Saving Scheme for Multi Core Processors</td>
<td>362</td>
</tr>
<tr>
<td><em>Jun Shirako, Naoto Oshiyama, Yasutaka Wada, Hiroaki Shikano, Keiji Kimura, and Hironori Kasahara</em></td>
<td></td>
</tr>
<tr>
<td>Code Transformations for One-Pass Analysis</td>
<td>377</td>
</tr>
<tr>
<td><em>Xiaogang Li and Gagan Agrawal</em></td>
<td></td>
</tr>
<tr>
<td>Scalable Array SSA and Array Data Flow Analysis</td>
<td>397</td>
</tr>
<tr>
<td><em>Silvius Rus, Guobin He, and Lawrence Rauchwerger</em></td>
<td></td>
</tr>
<tr>
<td>Interprocedural Symbolic Range Propagation for Optimizing Compilers</td>
<td>413</td>
</tr>
<tr>
<td><em>Hansang Bae and Rudolf Eigenmann</em></td>
<td></td>
</tr>
<tr>
<td>Parallelization of Utility Programs Based on Behavior Phase Analysis</td>
<td>425</td>
</tr>
<tr>
<td><em>Xipeng Shen and Chen Ding</em></td>
<td></td>
</tr>
<tr>
<td>A Systematic Approach to Model-Guided Empirical Search for Memory Hierarchy Optimization</td>
<td>433</td>
</tr>
<tr>
<td><em>Chun Chen, Jacqueline Chame, Mary Hall, and Kristina Lerman</em></td>
<td></td>
</tr>
<tr>
<td>An Efficient Approach for Self-scheduling Parallel Loops on Multiprogrammed Parallel Computers</td>
<td>441</td>
</tr>
<tr>
<td><em>Arun Kejariwal, Alexandru Nicolau, and Constantine D. Polychronopoulos</em></td>
<td></td>
</tr>
<tr>
<td>Dynamic Compilation for Reducing Energy Consumption of I/O-Intensive Applications</td>
<td>450</td>
</tr>
<tr>
<td><em>Seung Woo Son, Guangyu Chen, Mahmut Kandemir, and Alok Choudhary</em></td>
<td></td>
</tr>
<tr>
<td>Supporting SELL for High-Performance Computing</td>
<td>458</td>
</tr>
<tr>
<td><em>Bjarne Stroustrup and Gabriel Dos Reis</em></td>
<td></td>
</tr>
<tr>
<td>Compiler Supports and Optimizations for PAC VLIW DSP Processors</td>
<td>466</td>
</tr>
<tr>
<td><em>Yung-Chia Lin, Chung-Lin Tang, Chung-Ju Wu, Ming-Yu Hung, Yi-Ping You, Ya-Chiao Moo, Sheng-Yuan Chen, and Jeng-Kuen Lee</em></td>
<td></td>
</tr>
<tr>
<td>Author Index</td>
<td>475</td>
</tr>
</tbody>
</table>