

Lecture Notes in Computer Science

Edited by G. Goos, J. Hartmanis, and J. van Leeuwen

2147

Springer

Berlin

Heidelberg

New York

Barcelona

Hong Kong

London

Milan

Paris

Singapore

Tokyo

Gordon Brebner Roger Woods (Eds.)

Field-Programmable Logic and Applications

11th International Conference, FPL 2001
Belfast, Northern Ireland, UK, August 27-29, 2001
Proceedings



Springer

Series Editors

Gerhard Goos, Karlsruhe University, Germany
Juris Hartmanis, Cornell University, NY, USA
Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editors

Gordon Brebner
University of Edinburgh, Division of Informatics
James Clerk Maxwell Building
Mayfield Road, EH9 3JZ Edinburgh, United Kingdom
E-mail: g.brebner@ed.ac.uk

Roger Woods
Queen's University of Belfast
School of Electrical and Electronic Engineering
Ashby Building
Stranmillis Road, BT9 5AH Belfast, United Kingdom
E-mail: r.woods@ee.qub.ac.uk

Cataloging-in-Publication Data applied for

Die Deutsche Bibliothek - CIP-Einheitsaufnahme

Field programmable logic and applications : 11th international conference ;
proceedings / FPL 2001, Belfast, Northern Ireland, UK, August 27 - 29,
2001. Gordon Brebner ; Roger Woods (ed.). - Berlin ; Heidelberg ; New York ;
Barcelona ; Hong Kong ; London ; Milan ; Paris ; Singapore ; Tokyo :
Springer, 2001

(Lecture notes in computer science ; Vol. 2147)
ISBN 3-540-42499-7

CR Subject Classification (1998): B.6-7, J.6, C.2

ISSN 0302-9743

ISBN 3-540-42499-7 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

Springer-Verlag Berlin Heidelberg New York
a member of BertelsmannSpringer Science+Business Media GmbH

<http://www.springer.de>

© Springer-Verlag Berlin Heidelberg 2001
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Boller Mediendesign
Printed on acid-free paper SPIN 10845460 06/3142 5 4 3 2 1 0

Preface

This book contains all of the papers presented at the 11th International Conference on Field Programmable Logic and Applications (FPL 2001), hosted by The Queen's University of Belfast, Northern Ireland, 27–29 August 2001. The annual FPL event is the longest-standing international conference covering programmable logic, reconfigurable computing, and related matters. It was founded in 1991, and has been held in Darmstadt, Glasgow, London, Oxford (thrice), Prague, Tallinn, Vienna, and Villach. FPL brings together experts, users, and newcomers from industry and academia, in an informal and convivial atmosphere that encourages stimulating and productive interaction between participants.

The size of the FPL conference has been growing rapidly, the number of participants increasing from 144 in 1999 to 240 in 2000. The number of papers submitted in 2001 was in line with the previous year, and our goal for 2001 was to sustain the growth in participation. The 117 submitted papers came from 24 different countries: USA (26), UK (24), Germany (14), Spain (12), Japan (7), France (4), Greece and Ireland (3 each), Belgium, Canada, Czech Republic, Finland, Italy, The Netherlands, Poland, and Switzerland (2 each), and Austria, Belarus, Brazil, Iran, Mexico, Portugal, South Africa, and Sweden (1 each). This illustrates the position of FPL as a genuinely international event, with by far the largest number of submissions of any conference in this field. As in previous years, each submitted paper was subjected to thorough reviewing. As a result, 56 regular papers and 15 posters were accepted for presentation. Another three keynote papers were invited.

We thank all the authors who submitted papers, and also thank the members of the program committee and the additional referees who carefully reviewed the submissions. We thank Reiner Hartenstein for publicizing the event, Axel Sikora for coordinating the industrial input, Thomas Hoffmann and Ulrich Nageldinger for their assistance with the software for the reviewing process and the general handover from the previous year. We also acknowledge the cooperation given by Alfred Hofmann of Springer-Verlag, which has now been the official publisher for eight consecutive years. Financial support is vital to the organization of any conference, and we acknowledge considerable assistance from the Industrial Development Board for Northern Ireland, which sponsored the conference banquet, Amphion Semiconductor, which sponsored the industry night, and Quicksilver Technology, which supported the Michal Servit award. Finally, we thank the many staff who have assisted at Queen's University of Belfast, particularly Sakir Sezer and Victoria Stewart for their help in local organization, Richard Turner and Tim Courtney for their general assistance, and Paula Matthews for her considerable effort on all aspects of administration.

June 2001

Gordon Brebner
Roger Woods

Organization Committee

General Chair:	Roger Woods, Queen's University of Belfast, UK
Program Chair:	Gordon Brebner, University of Edinburgh, UK
Publicity Chair:	Reiner Hartenstein, Univ. of Kaiserslautern, Germany
Local publicity:	Sakir Sezer, Queen's University of Belfast, UK
Industrial liaison:	Axel Sikora, BA Lörrach, Germany
Spouse programme:	Victoria Stewart, Queen's University of Belfast, UK

Programme Committee

Peter Athanas, Virginia Tech, USA
Neil Bergmann, University of Queensland, Australia
Gordon Brebner, University of Edinburgh, UK
Michael Butts, Cadence Design Systems, USA
Andre DeHon, California Institute of Technology, USA
Carl Ebeling, University of Washington, USA
Hossam ElGindy, University of New South Wales, Australia
Manfred Glesner, Darmstadt University of Technology, Germany
John Gray, Independent Consultant, UK
Herbert Gruenbacher, Carinthia Tech Institute, Austria
Stephen Guccione, Xilinx Inc, USA
Yoshiaki Hagiwara, SONY Corporation, Japan
Reiner Hartenstein, University of Kaiserslautern, Germany
Brad Hutchings, Brigham Young University, USA
Tom Kean, Algotronix Consulting, UK
Andreas Koch, Technical University of Braunschweig, Germany
Dominique Lavenier, IRISA, France
Wayne Luk, Imperial College, London, UK
Patrick Lysaght, University of Strathclyde, UK
George Milne, University of Western Australia, Australia
Toshiaki Miyazaki, NTT Laboratories, Japan
Kiyoshi Oguri, Nagasaki University, Japan
Michel Renovell, LIRMM, Montpellier, France
Jonathan Rose, University of Toronto, Canada
Zoran Salcic, University of Auckland, New Zealand
Hartmut Schmeck, University of Karlsruhe, Germany
John Schewel, Virtual Computer Corporation, USA
Stephen Smith, Quicksilver Technology, USA
Lothar Thiele, ETH Zurich, Switzerland
Kjell Torkelson, Celoxica Ltd, UK
Stephen Trimberger, Xilinx Inc, USA
Ranga Vemuri, University of Cincinnati, USA
Roger Woods, Queen's University of Belfast, UK

Additional Referees

Alfred Blaickner, Carinthia Tech Institute, Austria
Karam Chatha, University of Cincinnati, USA
George Constantinides, Imperial College, UK
Tim Courtney, Queen's University of Belfast, UK
Colin Cowan, Queen's University of Belfast, UK
Oliver Diessel, University of New South Wales, Australia
Rolf Enzler, ETH Zurich, Switzerland
Alberto Garcia-Ortiz, Darmstadt University of Technology, Germany
Thomas Hoffmann, University of Kaiserslautern, Germany
Thomas Hollstein, Darmstadt University of Technology, Germany
Leandro Soares Indrusiak, Darmstadt University of Technology, Germany
Philip James-Roxby, Xilinx Inc, USA
Wen-Ben Jone, University of Cincinnati, USA
Lukusa Didier Kabulepa, Darmstadt University of Technology, Germany
Sang-Seol Lee, Wonkwang University, South Korea
Ralf Ludewig, Darmstadt University of Technology, Germany
Maire McLoone, Queen's University of Belfast, UK
Oskar Mencer, Imperial College, UK
Madhubanti Mukherjee, University of Cincinnati, USA
Takahiro Murooka, NTT, Japan
Kouichi Nagami, NTT, Japan
Brent Nelson, Brigham Young University, USA
Abdulfattah Obeid, Darmstadt University of Technology, Germany
Erwin Ofner, Carinthia Tech Institute, Austria
Iyad Ouass, University of Cincinnati, USA
Cameron Patterson, Xilinx Inc, USA
Christian Plessl, ETH Zurich, Switzerland
Thilo Pionteck, Darmstadt University of Technology, Germany
Marco Platzner, ETH Zurich, Switzerland
Philip Power, Queen's University of Belfast, UK
Tanguy Risset, IRISA, Rennes, France
Michel Robert, LIRMM, Montpellier, France
Bernd Scheuermann, University of Karlsruhe, Germany
Sakir Sezer, Queen's University of Belfast, UK
Yuichiro Shibata, Nagasaki University, Japan
Tsunemichi Shiozawa, NTT, Japan
Noriyuki Takahashi, NTT, Japan
Lok Kee Ting, Queen's University of Belfast, UK
Lionel Torres, LIRMM, Montpellier, France
Herbert Walder, ETH Zurich, Switzerland
Mike Wirthlin, Brigham Young University, USA
Peter Zipf, Darmstadt University of Technology, Germany

Michal Servit Award Committee

Wayne Luk, Imperial College, London, UK
Reiner Hartenstein, University of Kaiserslautern, Germany
Gordon Brebner, University of Edinburgh, UK (chair)
Stephen Smith, Quicksilver Technology, USA (sponsor)
Roger Woods, Queen's University of Belfast, UK

Steering Committee

Manfred Glesner, Darmstadt University of Technology, Germany
John Gray, Independent Consultant, UK
Herbert Gruenbacher, Carinthia Tech Institute, Austria
Reiner Hartenstein, University of Kaiserslautern, Germany
Andreas Keevalik, University of Tallin, Estonia
Wayne Luk, Imperial College, London, UK
Patrick Lysaght, University of Strathclyde, UK
Roger Woods, Queen's University of Belfast, UK

Table of Contents

Invited Keynote 1

Technology Trends and Adaptive Computing	1
<i>M.J. Flynn and A.A. Liddicoat</i>	

Architectural Frameworks

Prototyping Framework for Reconfigurable Processors	6
<i>S. Sawitzki, S. Köhler, and R.G. Spallek</i>	
An Emulator for Exploring RaPiD Configurable Computing Architectures.	17
<i>C. Fisher, K. Rennie, G. Xing, S.G. Berg, K. Bolding, J. Naegle, D. Parshall, D. Portnov, A. Sulejmanpasic, and C. Ebeling</i>	

Place and Route 1

A New Placement Method for Direct Mapping into LUT-Based FPGAs	27
<i>J. Abke and E. Barke</i>	
fGREP - Fast Generic Routing Demand Estimation for Placed FPGA Circuits	37
<i>P. Kannan, S. Balachandran, and D. Bhatia</i>	

Architecture

Macrocell Architectures for Product Term Embedded Memory Arrays	48
<i>E. Lin and S.J.E. Wilton</i>	
Gigahertz Reconfigurable Computing Using SiGe HBT BiCMOS FPGAs	59
<i>B.S. Goda, R.P. Kraft, S.R. Carlough, T.W. Krawczyk Jr., and J.F. McDonald</i>	
Memory Synthesis for FPGA-Based Reconfigurable Computers	70
<i>A. Kasat, I. Ouass, and R. Vemuri</i>	

DSP 1

Implementing a Hidden Markov Model Speech Recognition System in Programmable Logic	81
<i>S.J. Melnikoff, S.F. Quigley, and M.J. Russell</i>	
Implementation of (Normalised) RLS Lattice on Virtex	91
<i>F. Albu, J. Kadlec, C. Softley, R. Matousek, A. Hermanek, N. Coleman, and A. Fagan</i>	

Accelerating Matrix Product on Reconfigurable Hardware for Signal Processing 101
A. Amira, A. Bouridane, and P. Milligan

Synthesis

Static Profile-Driven Compilation for FPGAs 112
S. Cadambi and S.C. Goldstein

Synthesizing RTL Hardware from Java Byte Codes 123
M.J. Wirthlin, B.L. Hutchings, and C. Worth

PuMA++: From Behavioral Specification to Multi-FPGA-Prototype 133
K. Harbich and E. Barke

Encryption

Secure Configuration of Field Programmable Gate Arrays 142
T. Kean

Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm 152
M. McLoone and J.V. McCanny

JBits™ Implementations of the Advanced Encryption Standard (Rijndael) 162
S. McMillan and C. Patterson

Runtime Reconfiguration 1

Task-Parallel Programming of Reconfigurable Systems 172
M. Weinhardt and W. Luk

Chip-Based Reconfigurable Task Management 182
G. Brebner and O. Diessel

Configuration Caching and Swapping 192
S. Sudhir, S. Nath, and S.C. Goldstein

Graphics and Vision

Multiple Stereo Matching Using an Extended Architecture 203
M. Arias-Estrada and J.M. Xicotencatl

Implementation of a NURBS to Bézier Conversor with Constant Latency . 213
P.N. Mallón, M. Bóo, and J.D. Bruguera

Reconfigurable Frame-Grabber for Real-Time Automated Visual Inspection (RT-AVI) Systems 223
S.A. Cuenca, F. Ibarra, and R. Alvarez

Invited Keynote 2

- Processing Models for the Next Generation Network [*Abstract*] 232
J. Lawrence

Place and Route 2

- Tightly Integrated Placement and Routing for FPGAs 233
P. Kannan and D. Bhatia
- Gambit: A Tool for the Simultaneous Placement and Detailed Routing
of Gate-Arrays 243
J. Karro and J. Cohoon

Networking

- Reconfigurable Router Modules Using Network Protocol Wrappers 254
F. Braun, J. Lockwood, and M. Waldvogel
- Development of a Design Framework for Platform-Independent Networked
Reconfiguration of Software and Hardware 264
*Y. Ha, B. Mei, P. Schaumont, S. Vernalde, R. Lauwereins,
and H. De Man*

Processor Interaction

- The MOLEN $\rho\mu$ -Coded Processor 275
S. Vassiliadis, S. Wong, and S. Coțofană
- Run-Time Optimized Reconfiguration Using Instruction Forecasting 286
M. Iliopoulos and T. Antonakopoulos
- CRISP: A Template for Reconfigurable Instruction Set Processors 296
P. Op de Beeck, F. Barat, M. Jayapala, and R. Lauwereins

Applications

- Evaluation of an FPGA Implementation of the Discrete Element Method . 306
B. Carrion Schafer, S.F. Quigley, and A.H.C. Chan
- Run-Time Performance Optimization of an FPGA-Based Deduction
Engine for SAT Solvers 315
A. Dandalis, V.K. Prasanna, and B. Thiruvengadam
- A Reconfigurable Embedded Input Device for Kinetically Challenged
Persons 326
A. Dollas, K. Papademetriou, N. Aslanides, and T. Kean

Methodology 1

Bubble Partitioning for LUT-Based Sequential Circuits	336
<i>F. Wolz and R. Kolla</i>	
Rapid Construction of Partial Configuration Datastreams from High-Level Constructs Using JBits	346
<i>S. Singh and P. James-Roxby</i>	
Placing, Routing, and Editing Virtual FPGAs	357
<i>L. Lagadec, D. Lavenier, E. Fabiani, and B. Pottier</i>	

DSP 2

Virtex Implementation of Pipelined Adaptive LMS Predictor in Electronic Support Measures Receiver	367
<i>L.-K. Ting, R. Woods, and C. Cowan</i>	
A Music Synthesizer on FPGA	377
<i>T. Saito, T. Maruyama, T. Hoshino, and S. Hirano</i>	
Motivation from a Full-Rate Specific Design to a DSP Core Approach for GSM Vocoders	388
<i>S. Sheidaei, H. Noori, A. Akbari, and H. Pedram</i>	

Loops and Systolic

Loop Tiling for Reconfigurable Accelerators	398
<i>S. Derrien and S. Rajopadhye</i>	
The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems	409
<i>G. Sassatelli, L. Torres, J. Galy, G. Cambon, and C. Diou</i>	
A n -Bit Reconfigurable Scalar Quantiser	420
<i>O. Cadenas and G. Megson</i>	

Image Processing

Real Time Morphological Image Contrast Enhancement in Virtex FPGA . .	430
<i>J. Kasperek</i>	
Demonstrating Real-Time JPEG Image Compression-Decompression Using Standard Component IP Cores on a Programmable Logic Based Platform for DSP and Image Processing	441
<i>A. Simpson, J. Hunter, M. Wylie, Y. Hu, and D. Mann</i>	
Design and Implementation of an Accelerated Gabor Filter Bank Using Parallel Hardware	451
<i>N. Voß and B. Mertsching</i>	

Invited Keynote 3

The Evolution of Programmable Logic: Past, Present, and Future Predictions [<i>Abstract</i>]	461
<i>B. Carter</i>	

Runtime Reconfiguration 2

Dynamically Reconfigurable Cores	462
<i>J. MacBeth and P. Lysaght</i>	
Reconfigurable Breakpoints for Co-debug	473
<i>T. Price and C. Patterson</i>	

Faults

Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification	483
<i>T. Wheeler, P. Graham, B. Nelson, and B. Hutchings</i>	
FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits	493
<i>P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and M. Violante</i>	

Methodology 2

A Generic Library for Adaptive Computing Environments	503
<i>T. Neumann and A. Koch</i>	
Generative Development System for FPGA Processors with <i>Active Components</i>	513
<i>S. Rühl, P. Dillinger, S. Hezel, and R. Männer</i>	
Compilation Increasing the Scheduling Scope for Multi-memory- FPGA-Based Custom Computing Machines	523
<i>J.M.P. Cardoso and H.C. Neto</i>	
System Level Tools for DSP in FPGAs	534
<i>J. Hwang, B. Milne, N. Shirazi, and J.D. Stroomer</i>	

Arithmetic

Parameterized Function Evaluation for FPGAs	544
<i>O. Mencer, N. Boullis, W. Luk, and H. Styles</i>	
Efficient Constant Coefficient Multiplication Using Advanced FPGA Architectures	555
<i>M.J. Wirthlin and B. McMurtrey</i>	

A Digit-Serial Structure for Reconfigurable Multipliers 565
C. Visavakul, P.Y.K. Cheung, and W. Luk

FPGA Resource Reduction Through Truncated Multiplication 574
K.E. Wires, M.J. Schulte, and D. McCarley

Short Papers 1

Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically Reconfigurable Array Architectures 584
J. Becker, N. Liebau, T. Pionteck, and M. Glesner

An FPGA-Based Syntactic Parser for Real-Life Almost Unrestricted Context-Free Grammars 590
C. Ciressan, E. Sanchez, M. Rajman, and J.-C. Chappelier

Hardware-Software Partitioning: A Reconfigurable and Evolutionary Computing Approach 595
J. Harkin, T.M. McGinnity, and L.P. Maguire

An Approach to Real-Time Visualization of PIV Method with FPGA 601
T. Maruyama, Y. Yamaguchi, and A. Kawase

FPGA-Based Discrete Wavelet Transforms System 607
M. Nibouche, A. Bouridane, F. Murtagh, and O. Nibouche

X-MatchPRO: A ProASIC-Based 200 Mbytes/s Full-Duplex Lossless Data Compressor 613
J.L. Núñez, C. Feregrino, S. Jones, and S. Bateman

Arithmetic Operation Oriented Reconfigurable Chip: RHW 618
T. Yamauchi, S. Nakaya, T. Inuo, and N. Kajihara

Short Papers 2

Initial Analysis of the Proteus Architecture 623
M. Dales

Building Asynchronous Circuits with JBits 628
E. Keller

Case Study of Integration of Reconfigurable Logic as a Coprocessor into a SCI-Cluster under RT-Linux 633
T. Lehmann and A. Schreckenber

A Reconfigurable Approach to Packet Filtering 638
R. Sinnappan and S. Hazelhurst

FPGA-Based Modelling Unit for High Speed Lossless Arithmetic Coding . . 643
R. Stefo, J.L. Núñez, C. Feregrino, S. Mahapatra, and S. Jones

A Data Re-use Based Compiler Optimization for FPGAs.....	648
<i>R. Subramanian and S. Pande</i>	
Dijkstra's Shortest Path Routing Algorithm in Reconfigurable Hardware ..	653
<i>M. Tommiska and J. Skyttä</i>	
A System on Chip for Power Line Communications According to European Home Systems Specifications	658
<i>I. Urriza, J.I. García-Nicolás, A. Sanz, and A. Valdovinos</i>	
Author Index	663