

*Commenced Publication in 1973*

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

## Editorial Board

David Hutchison

*Lancaster University, Lancaster, UK*

Takeo Kanade

*Carnegie Mellon University, Pittsburgh, PA, USA*

Josef Kittler

*University of Surrey, Guildford, UK*

Jon M. Kleinberg

*Cornell University, Ithaca, NY, USA*

Friedemann Mattern

*ETH Zürich, Zürich, Switzerland*

John C. Mitchell

*Stanford University, Stanford, CA, USA*

Moni Naor

*Weizmann Institute of Science, Rehovot, Israel*

C. Pandu Rangan

*Indian Institute of Technology, Madras, India*

Bernhard Steffen

*TU Dortmund University, Dortmund, Germany*

Demetri Terzopoulos

*University of California, Los Angeles, CA, USA*

Doug Tygar

*University of California, Berkeley, CA, USA*

Gerhard Weikum

*Max Planck Institute for Informatics, Saarbrücken, Germany*

More information about this series at <http://www.springer.com/series/7407>

Luís Miguel Pinho · Wolfgang Karl  
Albert Cohen · Uwe Brinkschulte (Eds.)

# Architecture of Computing Systems – ARCS 2015

28th International Conference  
Porto, Portugal, March 24–27, 2015  
Proceedings

*Editors*

Luís Miguel Pinho  
CISTER/INESC TEC, ISEP Research Center  
Porto  
Portugal

Albert Cohen  
Inria and École Normale Supérieure  
Paris  
France

Wolfgang Karl  
Karlsruher Institut für Technologie  
Karlsruhe  
Germany

Uwe Brinkschulte  
Goethe University Fachbereich Informatik und  
Mathematik  
Frankfurt am Main  
Germany

ISSN 0302-9743  
Lecture Notes in Computer Science  
ISBN 978-3-319-16085-6  
DOI 10.1007/978-3-319-16086-3

ISSN 1611-3349 (electronic)  
ISBN 978-3-319-16086-3 (eBook)

Library of Congress Control Number: Applied for

LNCS Sublibrary: SL1 – Theoretical Computer Science and General Issues

Springer Cham Heidelberg New York Dordrecht London

© Springer International Publishing Switzerland 2015

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made.

Printed on acid-free paper

Springer International Publishing AG Switzerland is part of Springer Science+Business Media  
(www.springer.com)

# Preface

The 28th International Conference on Architecture of Computing Systems (ARCS 2015) was hosted by the CISTER Research Center at Instituto Superior de Engenharia do Porto, Portugal, from March 24 to 27, 2015 and continues the long-standing ARCS tradition of reporting top-notch results in computer architecture and related areas. It was organized by the special interest group on ‘Architecture of Computing Systems’ of the GI (Gesellschaft für Informatik e. V.) and ITG (Informationstechnische Gesellschaft im VDE), with GI having the financial responsibility for the 2015 edition. The conference was also supported by IFIP (International Federation of Information Processing).

The special focus of ARCS 2015 was on “Reconciling Parallelism and Predictability in Mixed-Critical Systems.” This reflects the ongoing convergence between computational, control, and communication systems in many application areas and markets. The increasingly data-intensive and computational nature of Cyber-Physical Systems is now pushing for embedded control systems to run on complex parallel hardware. System designers are squeezed between the hammer of dependability, performance, power and energy efficiency, and the anvil of cost. The latter is typically associated with programmability issues, validation and verification, deployment, maintenance, complexity, portability, etc. Traditional, low-level approaches to parallel software development are already plagued by data races, non-reproducible bugs, time unpredictability, non-composability, and unscalable verification. Solutions exist to raise the abstraction level, to develop dependable, reusable, and efficient parallel implementations, and to build computer architectures with predictability, fault tolerance, and dependability in mind. The Internet of Things also pushes for reconciling computation and control in computing systems. The convergence of challenges, technology, and markets for high-performance consumer and mobile devices has already taken place. The ubiquity of safety, security, and dependability requirements meets cost efficiency concerns. Long-term research is needed, as well as research evaluating the maturity of existing system design methods, programming languages and tools, software stacks, computer architectures, and validation approaches. This conference put a particular focus on these research issues.

The conference attracted 45 submissions from 22 countries. Each paper was assigned to at least three Program Committee Members for reviewing. The Committee selected 19 submissions for publication with authors from 11 countries. These papers were organized into six sessions covering topics on hardware, design, applications, trust and privacy, and real-time issues. A session was dedicated to the three best paper candidates of the conference. Three invited talks on “The Evolution of Computer Architectures: A View from the European Commission” by Sandro D’Elia, European Commission Unit “Complex Systems & Advanced Computing,” Belgium, “Architectures for Mixed-Criticality Systems based on Networked Multi-Core Chips” by Roman Obermaisser, University of Siegen, Germany, and “Time Predictability in High-Performance Mixed-Criticality Multicore Systems” by Francisco Cazorla,

Barcelona Supercomputing Center, Spain, completed the strong technical program. Four workshops focusing on specific sub-topics of ARCS were organized in conjunction with the main conference, one on Dependability and Fault Tolerance, one on Multi-Objective Many-Core Design, one on Self-Optimization in Organic and Autonomic Computing Systems, as well as one on Complex Problems over High Performance Computing Architectures. The conference week also featured two tutorials, on CUDA tuning and new GPU trends, and on the Myriad2 architecture, programming and computer vision applications.

We would like to thank the many individuals who contributed to the success of the conference, in particular the members of the Program Committee as well as the additional external reviewers, for the time and effort they put into reviewing the submissions carefully and selecting a high-quality program. Many thanks also to all authors for submitting their work. The workshops and tutorials were organized and coordinated by João Cardoso, and the poster session was organized by Florian Kluge and Patrick Meumeu Yonsi. The proceedings were compiled by Thilo Pionteck, industry liaison performed by Sascha Uhrig and David Pereira, and conference publicity by Vincent Nélis. The local arrangements were coordinated by Luis Ferreira. Our gratitude goes to all of them as well as to all other people, in particular the team at CISTER, which helped in the organization of ARCS 2015.

January 2015

Luís Miguel Pinho  
Wolfgang Karl  
Albert Cohen  
Uwe Brinkschulte

# Organization

## General Co-Chairs

Luís Miguel Pinho  
Wolfgang Karl

CISTER/INESC TEC, ISEP, Portugal  
Karlsruhe Institute of Technology, Germany

## Program Co-chairs

Albert Cohen  
Uwe Brinkschulte

Inria, France  
Universität Frankfurt, Germany

## Publication Chair

Thilo Pionteck

Universität zu Lübeck, Germany

## Industrial Liaison Co-chairs

Sascha Uhrig  
David Pereira

Technische Universität Dortmund, Germany  
CISTER/INESC TEC, ISEP, Portugal

## Workshop and Tutorial Chair

João M. P. Cardoso

University of Porto/INESC TEC, Portugal

## Poster Co-chairs

Florian Kluge  
Patrick Meumeu Yomsi

University of Augsburg, Germany  
CISTER/INESC TEC, ISEP, Portugal

## Publicity Chair

Vincent Nelis

CISTER/INESC TEC, ISEP, Portugal

## Local Organization Chair

Luis Lino Ferreira

CISTER/INESC TEC, ISEP, Portugal

## Program Committee

Michael Beigl	Karlsruhe Institute of Technology, Germany
Mladen Berekovic	Technische Universität Braunschweig, Germany
Simon Bliudze	École Polytechnique Fédérale de Lausanne, Switzerland
Florian Brandner	École Nationale Supérieure de Techniques Avancées, France
Jürgen Brehm	Leibniz Universität Hannover, Germany
Uwe Brinkschulte	Universität Frankfurt am Main, Germany
David Broman	KTH Royal Institute of Technology, Sweden, and University of California, Berkeley, USA
João M.P. Cardoso	University of Porto/INESC TEC, Portugal
Luigi Carro	Universidade Federal do Rio Grande do Sul, Brazil
Albert Cohen	Inria, France
Koen De Bosschere	Ghent University, Belgium
Nikitas Dimopoulos	University of Victoria, Canada
Ahmed El-Mahdy	Egypt-Japan University of Science and Technology, Egypt
Fabrizio Ferrandi	Politecnico di Milano, Italy
Dietmar Fey	Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany
Pierfrancesco Foglia	Università di Pisa, Italy
William Fornaciari	Politecnico di Milano, Italy
Björn Franke	University of Edinburgh, UK
Roberto Giorgi	Università di Siena, Italy
Daniel Gracia Pérez	Thales Research and Technology, France
Jan Haase	University of the Federal Armed Forces Hamburg, Germany
Jörg Henkel	Karlsruhe Institute of Technology, Germany
Andreas Herkersdorf	Technische Universität München, Germany
Christian Hochberger	Technische Universität Darmstadt, Germany
Jörg Hähner	Universität Augsburg, Germany
Michael Hübner	Ruhr University Bochum, Germany
Gert Jervan	Tallinn University of Technology, Estonia
Ben Juurlink	Technische Universität Berlin, Germany
Wolfgang Karl	Karlsruhe Institute of Technology, Germany
Christos Kartsaklis	Oak Ridge National Laboratory, USA
Jörg Keller	Fernuniversität in Hagen, Germany
Raimund Kirner	University of Hertfordshire, UK
Andreas Koch	Technische Universität Darmstadt, Germany
Hana Kubátová	Czech Technical University in Prague, Czech Republic
Olaf Landsiedel	Chalmers University of Technology, Sweden
Paul Lukowicz	Universität Passau, Germany



Erik Maehle	Universität zu Lübeck, Germany
Christian Müller-Schloer	Leibniz Universität Hannover, Germany
Alex Orailoglu	University of California, San Diego, USA
Carlos Eduardo Pereira	Universidade Federal do Rio Grande do Sul, Brazil
Thilo Pionteck	Universität zu Lübeck, Germany
Pascal Sainrat	Université Toulouse III, France
Toshinori Sato	Fukuoka University, Japan
Martin Schulz	Lawrence Livermore National Laboratory, USA
Karsten Schwan	Georgia Institute of Technology, USA
Leonel Sousa	Universidade de Lisboa, Portugal
Rainer Spallek	Technische Universität Dresden, Germany
Olaf Spinczyk	Technische Universität Dortmund, Germany
Benno Stabernack	Fraunhofer Institut für Nachrichtentechnik, Germany
Walter Stechele	Technische Universität München, Germany
Djamshid Tavangarian	Universität Rostock, Germany
Jürgen Teich	Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany
Eduardo Tovar	CISTER/INESC TEC, ISEP, Portugal
Pedro Trancoso	University of Cyprus, Cyprus
Carsten Trinitis	Technische Universität München, Germany
Martin Törngren	KTH Royal Institute of Technology, Sweden
Sascha Uhrig	Technische Universität Dortmund, Germany
Theo Ungerer	Universität Augsburg, Germany
Hans Vandierendonck	Queen's University Belfast, UK
Stephane Vialle	CentraleSupelec and UMI GT-CNRS 2958, France
Lucian Vintan	"Lucian Blaga" University of Sibiu, Romania
Klaus Waldschmidt	Universität Frankfurt am Main, Germany
Stephan Wong	Delft University of Technology, The Netherlands

## Additional Reviewers

Ardeshiricham, Armaiti	Habermann, Philipp
Backasch, Rico	Hassan, Ahmad
Blochwitz, Christopher	Hempel, Gerald
Bradatsch, Christian	Hu, Sensen
Comprés Ureña, Isaías A.	Huthmann, Jens
Eckert, Marcel	Iacovelli, Saverio
Engel, Andreas	Jordan, Alexander
Feng, Lei	Kantert, Jan
Gangadharan, Deepak	Maia, Cláudio
Gottschling, Philip	Meyer, Dominik
Grudnitsky, Artjom	Mische, Jörg
Guo, Qi	Naji, Amine
Haas, Florian	Nogueira, Luís

X      Organization

Pohl, Angela  
Preußer, Thomas  
Pyka, Arthur  
Sanz Marco, Vicent  
Schirmeier, Horst  
Shuka, Romeo  
Smirnov, Fedor

Spiegelberg, Henning  
Westman, Jonas  
Yomsi, Patrick  
Zabel, Martin  
Zhang, Xinhai  
Zolda, Michael

# **Invited Talks**

## **Dr. Sandro D'Elia, European Commission Unit “Complex Systems and Advanced Computing”**

### *The Evolution of Computer Architectures: A view from the European Commission*

**Abstract of Talk:** The changes in technology and market conditions have brought, in recent years, a significant evolution in the computer architectures. Multi-core chips force programmers to think parallel in any application domain, heterogeneous systems integrating different specialised processors are now the rule also in consumer markets, and energy efficiency is an issue across the entire computing spectrum from the wearable device to the high performance cluster. These trends pose significant issues: software development is a bottleneck because efficient programming for parallel and heterogeneous architectures is difficult, and application development remains a labour-intensive and expensive activity; non-deterministic timing in multicore chips poses a huge problem whenever a guaranteed response time is needed; software is typically not aware of the energy it uses, and therefore does not use hardware efficiently. Security is a cross-cutting problem, which in some cases is addressed through hardware-enforced "secure zones". This presentation discusses the recent evolution in computing architectures focusing on examples from European research and innovation projects, with a look forward to some promising innovations in the field like bio-inspired, probabilistic and approximate computing.

**Dr. Sandro D'Elia** is Project Officer at the European Commission Unit A/3 "Complex Systems & Advanced Computing". He spent a significant part of his career as IT project manager, first in the private sector and then in the IT service of the European Commission. In 2009 he moved to a position of research project officer. His role is evaluating, negotiating, controlling and supporting research and innovation projects financed by the European Commission, contributing to the drafting of the research and innovation work programme, and contributing to European policies on software, cyber-physical systems and advanced computing.

## **Prof. Dr. Roman Obermaisser, University of Siegen**

### *Architectures for Mixed-Criticality Systems Based on Networked Multi-Core Chips*

**Abstract of Talk:** Mixed-criticality architectures with support for modular certification make the integration of application subsystems with different safety assurance levels both technically and economically feasible. Strict segregation of these subsystems is a key requirement to avoid fault propagation and unintended side-effects due to integration. Also, mixed-criticality architectures must deal with the heterogeneity of subsystems that differ not only in their criticality, but also in the underlying computational models and the timing requirements. Non safety-critical subsystems often demand adaptability and support for dynamic system structures, while certification standards impose static configurations for safety-critical subsystems. Several aspects such as time and space partitioning, heterogeneous computational models and adaptability were individually addressed at different integration levels including distributed systems, the chip-level and software execution environments. However, a holistic architecture for the seamless mixed-criticality integration encompassing distributed systems, multi-core chips, operating systems and hypervisors is an open research problem. This presentation discusses the state-of-the-art of mixed-criticality systems and presents research challenges towards a hierarchical mixed-criticality platform with support for strict segregation of subsystems, heterogeneity and adaptability.

**Prof. Dr. Roman Obermaisser** is full professor at the Division for Embedded Systems at University of Siegen in Germany. He has studied computer sciences at Vienna University of Technology and received the Master's degree in 2001. In February 2004, Roman Obermaisser has finished his doctoral studies in Computer Science with Prof. Hermann Kopetz at Vienna University of Technology as research advisor. In July 2009, Roman Obermaisser has received the habilitation ("Venia docendi") certificate for Technical Computer Science. His research work focuses on system architectures for distributed embedded real-time systems. He is the author of numerous conference and journal publications. He also wrote books on cross-domain system architectures for embedded systems, event-triggered and time-triggered control paradigms and time-triggered communication protocols. He has also participated in several EU research projects (e.g. DECOS, NextTTA, universAAL) and was the coordinator of the European research projects GENESYS and ACROSS. At present Roman Obermaisser coordinates the European research project DREAMS that will establish a mixed-criticality architecture for networked multi-core chips.

# Dr. Francisco Cazorla, Barcelona Supercomputing Center

## *Time Predictability in High-Performance Mixed-Criticality Multicore Systems*

**Abstract of Talk:** While the search for high-performance will continue to be one of the main driving factors in computer design and development, there is an increasing need for time predictability across computing domains including high-performance (data-centre and supercomputers), handheld and embedded devices. The trend towards using computer systems to increasingly control essential aspects of human beings and the increasing connectivity across devices will naturally lead to situations in which applications - partially executed in handheld and datacentre computers, directly connect with more embedded critical systems such as cars or medical devices. The problem lies in the fact that high-performance is usually achieved by deploying aggressive hardware features (speculation, caches, heterogeneous designs) that negatively impact time predictability. The challenge lies on finding hardware/software designs that balance high-performance and time-predictability as needed by the application environment. In this talk I will focus on the increasing needs of time predictability in computing systems. I will present some of the main challenges in the design of multicores and manycores, widely deployed in the different computer domains, to provide increasing degrees of time predictability without significantly degrading average performance. I will present the work done in my research group in two different directions to reach this goal, namely, probabilistic multicore systems and the analysis of COTS multicore processors.

**Dr. Francisco J. Cazorla** is a researcher at the National Spanish Research Council (CSIC) and the leader of the CAOS research group (Computer Architecture - Operating System) at the Barcelona Supercomputing Centre ([www.bsc.es/caos](http://www.bsc.es/caos)). His research area covers the design for both high-performance and real-time systems. He has led several research projects funded by industry including several processor vendor companies (IBM, Sun microsystems) and the European Space Agency. He has also participated in European FP6 (SARC) and FP7 Projects (MERASA, parMERASA). He led the FP7 PROARTIS project and currently leads the FP7 PROXIMA project. He has co-authored over 70 papers in international refereed conferences and has several patents on the area.

# Contents

## Hardware

- Parallel-Operation-Oriented Optically Reconfigurable Gate Array. . . . . 3  
*Takumi Fujimori and Minoru Watanabe*
- SgInt: Safeguarding Interrupts for Hardware-Based I/O Virtualization  
for Mixed-Criticality Embedded Real-Time Systems  
Using Non Transparent Bridges . . . . . 15  
*Daniel Münch, Michael Paulitsch, Oliver Hanka, and Andreas Herkersdorf*

## Design

- Exploiting Outer Loops Vectorization in High Level Synthesis . . . . . 31  
*Marco Lattuada and Fabrizio Ferrandi*
- Processing-in-Memory: Exploring the Design Space . . . . . 43  
*Marko Scrbak, Mahzabeen Islam, Krishna M. Kavi, Mike Ignatowski,  
and Nuwan Jayasena*
- Cache- and Communication-aware Application Mapping for Shared-cache  
Multicore Processors . . . . . 55  
*Thomas Canhao Xu and Ville Leppänen*

## Applications

- Parallelizing Convolutional Neural Networks on Intel Many  
Integrated Core Architecture . . . . . 71  
*Junjie Liu, Haixia Wang, Dongsheng Wang, Yuan Gao, and Zuofeng Li*
- Mobile Ecosystem Driven Dynamic Pipeline Adaptation for Low Power. . . . . 83  
*Garo Bournoutian and Alex Orailoglu*
- FTRFS: A Fault-Tolerant Radiation-Robust Filesystem for Space Use . . . . . 96  
*Christian M. Fuchs, Martin Langer, and Carsten Trinitis*
- CPS-Xen: A Virtual Execution Environment for Cyber-Physical  
Applications. . . . . 108  
*Boguslaw Jablkowski and Olaf Spinczyk*

**Trust and Privacy**

Trustworthy Self-optimization in Organic Computing Environments . . . . .	123
<i>Nizar Msadek, Rolf Kiefhaber, and Theo Ungerer</i>	
Improving Reliability and Endurance Using End-to-End Trust in Distributed Low-Power Sensor Networks . . . . .	135
<i>Jan Kantert, Sergej Wildemann, Georg von Zengen, Sarah Edenhofer, Sven Tomforde, Lars Wolf, Jörg Hähner, and Christian Müller-Schloer</i>	
Anonymous-CPABE: Privacy Preserved Content Disclosure for Data Sharing in Cloud . . . . .	146
<i>S. Sabitha and M.S. Rajasree</i>	

**Best Paper Session**

A Synthesizable Temperature Sensor on FPGA Using DSP-Slices for Reduced Calibration Overhead and Improved Stability. . . . .	161
<i>Christopher Bartels, Chao Zhang, Guillermo Payá-Vayá, and Holger Blume</i>	
Virtualized Communication Controllers in Safety-Related Automotive Embedded Systems . . . . .	173
<i>Dominik Reinhardt, Maximilian Güntner, and Simon Obermeir</i>	
Network Interface with Task Spawning Support for NoC-Based DSM Architectures . . . . .	186
<i>Aurang Zaib, Jan Heißwolf, Andreas Weichslgartner, Thomas Wild, Jürgen Teich, Jürgen Becker, and Andreas Herkersdorf</i>	

**Real-Time Issues**

Utility-Based Scheduling of $(m, k)$ -Firm Real-Time Task Sets . . . . .	201
<i>Florian Kluge, Markus Neuerburg, and Theo Ungerer</i>	
MESI-Based Cache Coherence for Hard Real-Time Multicore Systems. . . . .	212
<i>Sascha Uhrig, Lillian Tadros, and Arthur Pyka</i>	
Allocation of Parallel Real-Time Tasks in Distributed Multi-core Architectures Supported by an FTT-SE Network . . . . .	224
<i>Ricardo Garibay-Martínez, Geoffrey Nelissen, Luís Lino Ferreira, and Luís Miguel Pinho</i>	
Speeding up Static Probabilistic Timing Analysis . . . . .	236
<i>Suzana Milutinovic, Jaume Abella, Damien Hardy, Eduardo Quiñones, Isabelle Puaut, and Francisco J. Cazorla</i>	

<b>Author Index</b> . . . . .	249
-------------------------------	-----