Springer Series in

ADVANCED MICROELECTRONICS 17

Springer Series in

ADVANCED MICROELECTRONICS

Series Editors: K. Itoh T. Lee T. Sakurai W.M.C. Sansen D. Schmitt-Landsiedel

The Springer Series in Advanced Microelectronics provides systematic information on all the topics relevant for the design, processing, and manufacturing of microelectronic devices. The books, each prepared by leading researchers or engineers in their fields, cover the basic and advanced aspects of topics such as wafer processing, materials, device design, device technologies, circuit design, VLSI implementation, and subsystem technology. The series forms a bridge between physics and engineering and the volumes will appeal to practicing engineers as well as research scientists.

1 **Cellular Neural Networks**
Chaos, Complexity
and VLSI Processing
By G. Manganaro, P. Arena,
and L. Fortuna

2 **Technology of Integrated Circuits**
By D. Widmann, H. Mader,
and H. Friedrich

3 **Ferroelectric Memories**
By J.F. Scott

4 **Microwave Resonators and Filters for Wireless Communication**
Theory, Design and Application
By M. Makimoto and S. Yamashita

5 **VLSI Memory Chip Design**
By K. Itoh

6 **Smart Power ICs**
Technologies and Applications
Ed. by B. Murari, R. Bertotti,
and G.A. Vignola

7 **Noise in Semiconductor Devices**
Modeling and Simulation
By F. Bonani and G. Ghione

8 **Logic Synthesis for Asynchronous Controllers and Interfaces**
Chaos, Complexity and
VLSI Processing
By J. Cortadella, M. Kishinevsky,
A. Kondratyev, L. Lavagno,
and A. Yakovlev

9 **Low Dielectric Constant Materials for IC Applications**
Ed. by P.S. Ho, J. Leu, W.W. Lee

10 **Lock-in Thermography**
Basics and Use
for Functional Diagnostics
of Electronic Components
By O. Breitenstein
and M. Langenkamp

11 **High Frequency Bipolar Transistors**
Physics, Modelling, Applications
By M. Reisch

12 **Current Sense Amplifiers**
for Embedded SRAM
in High-Performance
System-on-a-Chip Designs
By B. Wicht

13 **Silicon Optoelectronic Integrated Circuits**
By H. Zimmerman

14 **Integrated CMOS Circuits for Optical Communications**
By M. Ingels and M. Steyaert

16 **High Dielectric Constant Materials**
VLSI MOSFET Applications
Ed. by H.R. Huff and D.C. Gilmer

Series homepage – springeronline.com

M. Sonza Reorda Z. Peng M. Violante (Eds.)

System-level Test and Validation of Hardware/Software Systems

With 55 Figures

Professor Matteo Sonza Reorda
Politecnico di Torino
Dipartimento di Automatica e Informatica
Corso Duca degli Abruzzi 24
10129 Torino
Italy

Professor Zebo Peng
Department of Computer and Information Science
Linköping University
SE-581 83 Linköping
Sweden

Dr. Massimo Violante
Politecnico di Torino
Dipartimento di Automatica e Informatica
Corso Duca degli Abruzzi 24
10129 Torino
Italy

Series Editors

Dr. Kiyoo Itoh
Hitachi Ltd., Central Research Laboratory, 1-280 Higashi-Koigakubo
Kokubunji-shi, Tokyo 185-8601, Japan

Professor Thomas Lee
Stanford University, Department of Electrical Engineering, 420 Via Palou Mall, CIS-205
Stanford, CA 94305-4070, USA

Professor Takayasu Sakurai
Center for Collaborative Research, University of Tokyo, 7-22-1 Roppongi
Minato-ku, Tokyo 106-8558, Japan

Professor Willy M. C. Sansen
Katholeike Universiteit Leuven, ESAT-MICAS, Kasteelpark Arenberg 10
3001 Leuven, Belgium

Professor Doris Schmitt-Landsiedel
Technische Universität München, Lehrstuhl für Technische Elektronik
Theresienstrasse 90, Gebäude N3, 80290 München, Germany

British Library Cataloguing in Publication Data
System-level test and validation of hardware/software
systems. — (Springer series in advanced microelectronics ; 17)
1. System design 2. Computer systems — Testing 3. Computer
software — Testing
I. Sonza Reorda, Matteo II. Peng, Zebo III. Violante, Massimo
004.2′1
ISBN 1852338997

Library of Congress Cataloging-in-Publication Data
System-level test and validation of hardware/software systems / Matteo Sonza Reorda,
Zebo Peng, Massimo Violante.
p. cm. — (Springer series in advanced microelectronics, ISSN 1437-0387 ; 17)
Includes bibliographical references and index.
ISBN 1-85233-899-7
1. Computer systems—Testing. 2. Computer programs—Testing. I. Sonza Reorda,
Matteo. II. Peng, Zebo. III. Violante, Massimo. IV. Series.
QA76.76.S64S96 2005
004.2′4—dc24 2004057798

Apart from any fair dealing for the purposes of research or private study, or criticism or review, as permitted under the Copyright, Designs and Patents Act 1988, this publication may only be reproduced, stored or transmitted, in any form or by any means, with the prior permission in writing of the publishers, or in the case of reprographic reproduction in accordance with the terms of licences issued by the Copyright Licensing Agency. Enquiries concerning reproduction outside those terms should be sent to the publishers.

ISBN 1-85233-899-7

Advanced Microelectronics Series ISSN 1437-0387
springeronline.com

© Springer-Verlag London Limited 2005

The use of registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant laws and regulations and therefore free for general use.

The publisher makes no representation, express or implied, with regard to the accuracy of the information contained in this book and cannot accept any legal responsibility or liability for any errors or omissions that may be made.

Typesetting: Camera-ready by editors
Printed in the United States of America
69/3830-543210 Printed on acid-free paper SPIN 10983058

Table of Contents

Table of Figures ix

List of Contributors xi

1 Introduction
Z. Peng, M. Sonza Reorda and M. Violante 1
Acknowledgments 3

2 Modeling Permanent Faults
J.P. Teixeira 5
2.1 Abstract 5
2.2 Introduction 5
2.3 Definitions 8
2.4 High-level Quality Metrics 9
2.5 System and Register-transfer-level Fault Models for Permanent Faults . 12
2.5.1 Observability-based Code Coverage Metrics 15
2.5.2 Validation Vector Grade 15
2.5.3 Implicit Functionality, Multiple Branch 17
2.6 Conclusions 22
Acknowledgments 23
References 23

3 Test Generation: A Symbolic Approach
F. Fummi and G. Pravadelli 27
3.1 Abstract 27
3.2 Introduction 27
3.3 Binary Decision Diagrams 29
3.4 Methodology 30
3.4.1 The Random-based Approach 31
3.4.2 The Symbolic Approach 31
3.4.3 Hardware Design Language to Binary Decision Diagram Translation 32
3.4.4 Functional Vector Generation for a Single Process 32
3.4.5 Functional Vector Generation for Interconnected Processes 33
3.5 The Testing Framework 33
3.5.1 Fault Model Definition 35
3.5.2 Automatic Test Pattern Generation Engines 41
3.6 Experimental Results 43
3.7 Concluding Remarks 44
Acknowledgments 45
References 45

4 Test Generation: A Heuristic Approach
O. Goloubeva, M. Sonza Reorda and M. Violante 47
4.1 Abstract 47
4.2 Introduction 47
4.3 Assumptions 50
4.4 High-level Test Generation 50
4.4.1 High-level Fault Models 50
4.4.2 High-level Test Generation 51
4.5 Testing Hardware/Software Systems 52
4.5.1 testgen Results 54
4.5.2 Results Starting from Random Vectors 55
4.5.3 Results Starting from Designer Vectors 55
4.5.4 Result Discussion 56
4.6 Validating Application-specific Processors 56
4.6.1 Design Flow 58
4.6.2 Experimental Results 60
4.6.3 Results of the Processor Customization 61
4.6.4 Results of the Test Vector Generation 61
4.7 Conclusions 63
References 64

5 Test Generation: A Hierarchical Approach
G. Jervan, R. Ubar, Z. Peng and P. Eles 67
5.1 Abstract 67
5.2 Introduction 67
5.3 Modeling with Decision Diagrams 68
5.3.1 State of the Art 68
5.3.2 Modeling Digital Systems by Binary Decision Diagrams 69
5.3.3 Modeling with a Single Decision Diagram on Higher Levels 71
5.4 Hierarchical Test Generation with Decision Diagrams 73
5.4.1 Scanning Test 74
5.4.2 Conformity Test 78
5.5 Conclusions 80
References 81

6 Test Program Generation from High-level Microprocessor Descriptions
E. Sánchez, M. Sonza Reorda and G. Squillero 83
6.1 Abstract 83
6.2 Introduction 83
6.3 Microprocessor Test-program Generation 85
6.4 Methodology Description 87
6.4.1 Architectural Models 89
6.4.2 Register-transfer-level Models 90
6.5 Case Study 94
6.5.1 Processor Description 94
6.5.2 Automatic Tool Description 96

6.5.3 Experimental Setup 98
6.6 Experimental Results 99
6.6.1 High-level Metrics Comparison 103
6.7 Conclusions 104
Acknowledgments 105
References 105

7 Tackling Concurrency and Timing Problems
I.G. Harris 107
7.1 Abstract 107
7.2 Introduction 107
7.3 Synchronization Techniques 109
7.4 A Class of Synchronization Errors 111
7.5 A Fault Model for Synchronization Errors 113
7.5.1 Detection of Synchronization Faults 114
7.5.2 Fault Coverage Computation 115
7.6 Experimental Results 116
7.7 Conclusions 118
Acknowledgments 118
References 118

8 An Approach to System-level Design for Test
G. Jervan, R. Ubar, Z. Peng and P. Eles 121
8.1 Abstract 121
8.2 Introduction 121
8.3 Hybrid Built-in Self-test 123
8.3.1 Hybrid Built-in Self-test Cost Optimization 126
8.4 Hybrid Built-in Self-test for Multi-core Systems 129
8.4.1 Built-in Self-test Time Minimization for Systems with Independent Built-in Self-test Resources 130
8.4.2 Built-in Self-test Time Minimization for Systems with Test Pattern Broadcasting 139
8.5 Conclusions 146
References 147

9 System-level Dependability Analysis
A. Bobbio, D. Codetta Raiteri, M. De Pierro and G. Francheschinis 151
9.1 Abstract 151
9.2 Introduction 151
9.3 Introduction to Fault Trees 153
9.3.1 Fault Tree Example 154
9.3.2 Modeling Dependencies in the Failure Mode Using Dynamic Gates 155
9.3.3 Giving a Compact Representation of Symmetric Systems through Parameterization 156
9.3.4 Modeling the Repair Process Through the Repair Box 158

9.4 Reliability Analysis 159
9.4.1 Qualitative Analysis 159
9.4.2 Quantitative Analysis 160
9.4.3 Importance Measures 161
9.5 Qualitative and Quantitative Analysis of the Examples 163
9.5.1 Minimal Cut-sets Detection 163
9.5.2 Quantitative Analysis 164
9.6 Conclusions 171
Acknowledgments 172
References 172

Index 175

Table of Figures

Figure 2.1. Test objectives 7
Figure 2.2. Representativeness of RTL, gate-level LSA faults and physical defects 18
Figure 2.3. Typical RTL fault detectability profile 21
Figure 2.4. Typical DC improvement, using IFMB 22
Figure 3.1. HTD and ETD errors for a GA-based and a BDD-based ATPG 29
Figure 3.2. A BDD for function $f(v_1, v_2, v_3, v_4) = v_1 v_2 v_3 + \bar{v}_1 v_4 + \bar{v}_2 v_4$ 30
Figure 3.3. Laerte++ setup flow 34
Figure 3.4. Laerte++ testbench 35
Figure 3.5. Fault hierarchy 36
Figure 3.6. TransientFault class definition 36
Figure 3.7. Saboteur VHDL function for bit operands 39
Figure 3.9. Saboteur VHDL function for integer operands 39
Figure 3.8. Saboteur VHDL function for bit vector operands 40
Figure 3.10. Fault-free and generated faulty VHDL code 40
Figure 3.11. Sequence hierarchy 41
Figure 3.12. A new sequence class definition 43
Figure 4.1. The pseudo-code of the HLTG algorithm 52
Figure 4.2. Simulation of `testgen` vectors 54
Figure 4.3. Simulation of HLTG vectors 54
Figure 4.4. The proposed processor customization and validation flow 60
Figure 5.1. A gate-level circuit and its corresponding SSBDD 71
Figure 5.2. Representing a data path by a DD 72
Figure 5.3. DIFFEQ benchmark with testability figures for every individual FU 77
Figure 5.4. Conformity test example 79
Figure 6.1. Qualitative description of the methodology 88
Figure 6.2. Architectural models stage 90
Figure 6.3. RT model stage 91
Figure 6.4. PLASMA block diagram 95
Figure 6.5. µGP general architecture 97
Figure 7.1. Synchronization in a producer/consumer example 112
Figure 7.2. Two types of MTE fault 114
Figure 7.3. AAL1 MTE fault coverage distribution 118
Figure 7.4. AAL MTE coverage without the rec_seq signal 118
Figure 8.1. Cost calculation for hybrid BIST (under 100% assumption) 124
Figure 8.2. Cost calculation for hybrid BIST 125
Figure 8.3. An example of a core-based system, with independent BIST resources 130
Figure 8.4. *Ad hoc* test schedule for hybrid BIST of the core-based system example 131
Figure 8.5. Estimation of the length of the deterministic test sequence 134

Figure 8.6. Estimation of the length of the deterministic test sequence (core s1423) ... 135
Figure 8.7. Cost curves for a given core C_k ... 136
Figure 8.8. Minimization of the test length ... 137
Figure 8.9. The final test solution for the system S2 (M_{LIMIT} = 5500) ... 138
Figure 8.11. A core-based system example with the proposed test architecture 139
Figure 8.12. Hybrid test set example ... 141
Figure 8.13. Iterative cost estimation ... 145
Figure 8.14. Final hybrid test structure ... 146
Figure 8.15. Comparison of estimated and real test costs ... 147
Figure 9.1. The FT for the storage system with hot spare memories ... 154
Figure 9.2. State-space representation of the dependency of spare S on main component M ... 156
Figure 9.3. The DFT for the system with warm spares ... 157
Figure 9.4. (a) DPFT and (b) RDPFT for the system with warm spares ... 158
Figure 9.5. The MIF values for the components of the system with hot spares. 166
Figure 9.6. The SWN corresponding to the dynamic module whose root is the event SET ... 167
Figure 9.7. The unreliability values for all the system configurations ... 170

List of Contributors

Bobbio, A.
Dipartimento di Informatica, Università del Piemonte Orientale
Spalto Marengo 33, 15100, Alessandria
Italy

Codetta Raiteri, D.
Dipartimento di Informatica, Università del Piemonte Orientale
Spalto Marengo 33, 15100, Alessandria
Italy

De Pierro, M.
Dipartimento di Informatica, Università di Torino
Corso Svizzera 185, 10149, Torino
Italy

Eles, P.
Dept. of Computer and Information Science, Linköping University
SE-581 83 Linköping
Sweden

Franceschinis, G.
Dipartimento di Informatica, Università del Piemonte Orientale
Spalto Marengo 33, 15100, Alessandria
Italy

Fummi, F.
Dipartimento di Informatica, Università di Verona
Via dell'Artigliere 8, 37129, Verona
Italy

Goloubeva, O.
Dipartimento di Automatica e Informatica, Politecnico di Torino
Corso Duca degli Abruzzi 24, 10129, Torino
Italy

Harris, I. G.
Dept. of Information and Computer Science, University of California Irvine
442 Computer Science Building, Irvine, CA 92697-3425
USA

Jervan, G.
Dept. of Computer and Information Science, Linköping University
SE-581 83 Linköping
Sweden

Peng, Z.
Dept. of Computer and Information Science, Linköping University
SE-581 83 Linköping
Sweden

Pravadelli, G.
Dipartimento di Informatica, Università di Verona
Via dell'Artigliere 8, 37129, Verona
Italy

Sánchez, E.
Dipartimento di Automatica e Informatica, Politecnico di Torino
Corso Duca degli Abruzzi 24, 10129, Torino
Italy

Sonza Reorda, M.
Dipartimento di Automatica e Informatica, Politecnico di Torino
Corso Duca degli Abruzzi 24, 10129, Torino
Italy

Squillero, G.
Dipartimento di Automatica e Informatica, Politecnico di Torino
Corso Duca degli Abruzzi 24, 10129, Torino
Italy

Teixeira, J. P.
Instituto Superior Técnico, Technical University of Lisbon
Rua Alves Redol 9, 3º,1000-029, Lisboa
Portugal

Ubar, R.
Tallinn Technical University
Ehitajate tee 5, EE0026, Tallinn
Estonia

Violante, M.
Dipartimento di Automatica e Informatica, Politecnico di Torino
Corso Duca degli Abruzzi 24, 10129, Torino
Italy