

RF-Frontend Design for Process-Variation-Tolerant Receivers

ANALOG CIRCUITS AND SIGNAL PROCESSING SERIES

Series Editors:

Mohammed Ismail, *The Ohio State University*

Mohamad Sawan, *École Polytechnique de Montréal*

For further volumes:

<http://www.springer.com/series/7381>

Pooyan Sakian • Reza Mahmoudi
Arthur van Roermund

RF-Frontend Design for Process-Variation-Tolerant Receivers

 Springer

Pooyan Sakian
Eindhoven University of Technology
Eindhoven, The Netherlands

Reza Mahmoudi
Eindhoven University of Technology
Eindhoven, The Netherlands

Arthur van Roermund
Eindhoven University of Technology
Eindhoven, The Netherlands

ISBN 978-1-4614-2121-4 e-ISBN 978-1-4614-2122-1
DOI 10.1007/978-1-4614-2122-1
Springer New York Dordrecht Heidelberg London

Library of Congress Control Number: 2012930647

© Springer Science+Business Media New York 2012

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.

The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

Contents

1	Introduction	1
2	System-Level Design for Robustness	7
2.1	Bit Error Rate, Noise, Gain, and Nonlinearity	9
2.2	Performance Requirements	11
2.3	Block-Level Impact	13
2.3.1	General Case	13
2.3.2	Special Case: Zero-IF Receiver and Worst-Case Nonlinearity	17
2.4	Sensitivity to Block-Level Performance	18
2.4.1	General Case	18
2.4.2	Special Case: Zero-IF Receiver and Worst-Case Nonlinearity	21
2.5	Design for Robustness	23
2.5.1	Constant-Sensitivity Approach	24
2.5.2	Reduced-Second-Order-Sensitivity Approach	25
2.5.3	Optimum-Power Design	26
2.5.4	Summary and Discussion	28
2.6	Case Study	29
2.6.1	Receiver Without ADC	29
2.6.2	Receiver with ADC	34
2.7	Conclusions	38
3	Layout and Measurements at 60 GHz	39
3.1	Layout Challenges	39
3.1.1	Impact of Parasitics	40
3.1.2	Electromagnetic Simulation of Complex Structures	42
3.1.3	Substrate Losses	44
3.1.4	Cross-Talk Shielding and Grounding	47

3.2	Measurement Setup	49
3.2.1	Calibration and s-Parameter Measurement	52
3.2.2	Noise Measurement	53
3.2.3	Nonlinearity Measurement.....	57
3.2.4	Phase Noise Measurement	58
3.3	Conclusions	58
4	Component Design at 60 GHz	61
4.1	Low Noise Amplifier.....	61
4.1.1	Topology Selection	61
4.1.2	Stability and Noise Analysis.....	63
4.1.3	Circuit Design.....	69
4.1.4	Measurement Results	72
4.2	Mixer.....	75
4.2.1	Topology Selection	75
4.2.2	Gain and Noise Analysis.....	77
4.2.3	Third Order Nonlinearity Analysis	87
4.2.4	Second Order Nonlinearity Analysis	94
4.2.5	Circuit Design and Layout.....	97
4.2.6	Measurement Results	98
4.3	Quadrature VCO	99
4.3.1	Quadrature Signal Generation Techniques	100
4.3.2	Tuning Range	103
4.3.3	Phase Noise	107
4.3.4	Circuit Design and Layout.....	109
4.3.5	Measurement and Simulation Results	110
4.4	Miller-Effect-Based VCO.....	115
4.4.1	Tuning Using Miller Effect.....	117
4.4.2	Design.....	118
4.5	Measurement and Simulation Results	121
4.6	Conclusions	123
5	Smart-Component Design at 60 GHz	125
5.1	Wideband IP2 Correction.....	126
5.1.1	IMD2 Cancellation Methods.....	128
5.1.2	3D Tuning for Wideband IMD2 Cancellation.....	131
5.1.3	Circuit Design and Layout.....	131
5.1.4	Tuning Algorithms.....	134
5.1.5	Measurement Results	137
5.1.6	Discussion.....	148
5.2	Adjustment of Process Variation Impact	150
5.2.1	Tunability in Different LNA Topologies.....	150
5.2.2	Tunability in Other Stages	152
5.2.3	Overall Design Considerations	152
5.2.4	Correcting the Corner Performance	156
5.2.5	Layout Impact Approximated.....	158
5.3	Conclusions	159

6 Conclusions and Recommendations	161
6.1 Conclusions	161
6.2 Recommendations.....	162
Appendix A: Optimizing Total Power Consumption by Defining Total Noise and Total Nonlinearity	165
Glossary	167
Bibliography	173

