
SIMULATED ANNEALING FOR VLSI DESIGN

**THE KLUWER INTERNATIONAL SERIES
IN ENGINEERING AND COMPUTER SCIENCE**

**VLSI, COMPUTER ARCHITECTURE AND
DIGITAL SIGNAL PROCESSING**

Consulting Editor

Jonathan Allen

Other books in the series:

- Logic Minimization Algorithms for VLSI Synthesis.* R.K. Brayton, G.D. Hachtel, C.T. McMullen, and A.L. Sangiovanni-Vincentelli. ISBN 0-89838-164-9.
- Adaptive Filters: Structures, Algorithms, and Applications.* M.L. Honig and D.G. Messerschmitt. ISBN 0-89838-163-0.
- Computer-Aided Design and VLSI Device Development.* K.M. Cham, S.-Y. Oh, D. Chin and J.L. Moll. ISBN 0-89838-204-1.
- Introduction to VLSI Silicon Devices: Physics, Technology and Characterization.* B. El-Kareh and R.J. Bombard. ISBN 0-89838-210-6.
- Latchup in CMOS Technology: The Problem and Its Cure.* R.R. Troutman. ISBN 0-89838-215-7.
- Digital CMOS Circuit Design.* M. Annaratone. ISBN 0-89838-224-6.
- The Bounding Approach to VLSI Circuit Simulation.* C.A. Zukowski. ISBN 0-89838-176-2.
- Multi-Level Simulation for VLSI Design.* D.D. Hill and D.R. Coelho. ISBN 0-89838-184-3.
- Relaxation Techniques for the Simulation of VLSI Circuits.* J. White and A. Sangiovanni-Vincentelli. ISBN 0-89838-186-X.
- VLSI CAD Tools and Applications.* W. Fichtner and M. Morf, editors. ISBN 0-89838-193-2.
- A VLSI Architecture for Concurrent Data Structures.* W.J. Dally. ISBN 0-89838-235-1.
- Yield Simulation for Integrated Circuits.* D.M.H. Walker. ISBN 0-89838-244-0.
- VLSI Specification, Verification and Synthesis.* G. Birtwistle and P.A. Subrahmanyam. ISBN 0-89838-246-7.
- Fundamentals of Computer-Aided Circuit Simulation.* W.J. McCalla. ISBN 0-89838-248-3.
- Serial Data Computation.* S.G. Smith and P.B. Denyer. ISBN 0-89838-253-X.
- Phonological Parsing in Speech Recognition.* K.W. Church. ISBN 0-89838-250-5.

SIMULATED ANNEALING FOR VLSI DESIGN

by

D.F. Wong

University of Texas at Austin

H.W. Leong

National University of Singapore

C.L. Liu

University of Illinois at Urbana-Champaign



KLUWER ACADEMIC PUBLISHERS
Boston/Lancaster/Dordrecht

Distributors for North America:

Kluwer Academic Publishers
101 Philip Drive
Assinippi Park
Norwell, Massachusetts 02061, USA

Distributors for the UK and Ireland:

Kluwer Academic Publishers
MTP Press Limited
Falcon House, Queen Square
Lancaster LA1 1RN, UNITED KINGDOM

Distributors for all other countries:

Kluwer Academic Publishers Group
Distribution Centre
Post Office Box 322
3300 AH Dordrecht, THE NETHERLANDS

Library of Congress Cataloging-in-Publication Data

Wong, D.F.

Simulated annealing for VLSI design / by D.F. Wong, H.W. Leong,
C.L. Liu.

p. cm. — (Kluwer international series in engineering and
computer science ; SECS 42)

Bibliography: p.

Includes index.

ISBN-13: 978-1-4612-8947-0

e-ISBN-13: 978-1-4613-1677-0

DOI: 10.1007/978-1-4613-1677-0

1. Integrated circuits—Very large scale integration—Design and
construction—Data processing. 2. Annealing of metals—Mathematical
models. I. Leong, Hon Wai, 1955– . II. Liu, C.L. (Chung
Laung), 1934– . III. Title. IV. Series.

TK7874.W65 1988

87-29306

621.381 '73—dc19

CIP

Copyright © 1988 by Kluwer Academic Publishers

Softcover reprint of the hardcover 1st edition 1988

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system,
or transmitted in any form or by any means, mechanical, photocopying, recording, or other-
wise, without the prior written permission of the publisher, Kluwer Academic Publishers, 101
Philip Drive, Assinippi Park, Norwell, Massachusetts 02061.

CONTENTS

PREFACE	ix
1. INTRODUCTION	1
1.1. Combinatorial Optimization	1
1.2. The Method of Simulated Annealing	2
1.3. Remarks	7
2. PLACEMENT	9
2.1. Introduction	9
2.2. Gate-Array Placement	11
2.2.1. The K-G-V Algorithm	12
2.2.2. TimberWolf	13
2.3. Standard-Cell Placement	15
2.3.1. TimberWolf	15
2.3.2. Another Approach	19
2.4. Macro/Custom-Cell Placement	22
2.4.1. Jespen and Gelatt's Algorithm	22
2.4.2. TimberWolf	23
2.5. Other Stochastic Algorithms	25
2.5.1. Genetic Placement	25
2.5.2. Simulated Evolution Placement	27
2.6. Concluding Remarks	29
3. FLOORPLAN DESIGN	31
3.1. Introduction	31
3.2. Part 1: Rectangular Modules	33
3.2.1. Slicing Floorplans	33
3.2.2. Solution Space	35
3.2.3. Neighboring Solutions	37
3.2.4. Cost Function	39
3.2.5. Annealing Schedule	47
3.2.6. Experimental Results	47
3.3. Part 2: Rectangular and L-Shaped Modules	51
3.3.1. Geometric Figures	52

3.3.2. The Operators	53
3.3.3. Floorplan Representation	64
3.3.4. The Algorithm	67
3.3.5. Experimental Results	69
3.4. Concluding Remarks	71
4. CHANNEL ROUTING	73
4.1. Introduction	73
4.2. The Channel Routing Problem	74
4.3. The Channel Router SACR	79
4.3.1. Solution Space	80
4.3.2. Neighboring Solutions	82
4.3.3. Cost Function	85
4.3.4. Annealing Schedule	86
4.3.5. Fast Approximation Scheme	87
4.4. The Channel Router SACR2	89
4.5. Experimental Results and Discussion	92
4.6. Concluding Remarks	97
5. PERMUTATION CHANNEL ROUTING	99
5.1. Introduction	99
5.2. Motivation and Applications	100
5.3. NP-Completeness Results	102
5.4. First Method – Simulated Annealing	108
5.4.1. Neighboring Solutions	108
5.4.2. Cost Function	113
5.4.3. Annealing Schedule	115
5.5. Second Method – Iterative Improvement	116
5.5.1. The Iterative Improvement Scheme	116
5.5.2. Version-D	117
5.5.3. Version-C	117
5.5.4. Choice of Initial Solution	118
5.6. Experimental Results	118
5.7. Concluding Remarks	121
6. PLA FOLDING	123
6.1. Introduction	123
6.2. The PLA Folding Problem	125

6.3. The PLA Folding Algorithm	128
6.3.1. Solution Space	128
6.3.2. Neighboring Solutions	130
6.3.3. Cost Function	131
6.3.4. Annealing Schedule	132
6.4. Multiple-Folded PLA Realization	132
6.5. Constrained Multiple Folding	135
6.6. Simple Folding	138
6.7. Experimental Results and Discussions	140
6.8. Concluding Remarks	142
7. GATE MATRIX LAYOUT	145
7.1. Introduction	145
7.2. Problem Formulation	147
7.3. Generalized Problem Formulation	153
7.4. Advantages of the Generalized Formulation	155
7.5. The Simulated Annealing Method	157
7.5.1. Solution Space	158
7.5.2. Neighboring Solutions	159
7.5.3. Cost Function	160
7.5.4. Annealing Schedule	161
7.6. Experimental Results	161
7.7. Concluding Remarks	164
8. ARRAY OPTIMIZATION	165
8.1. Introduction	165
8.2. The Array Optimization Problem	166
8.3. Definitions	168
8.4. The Array Optimization Algorithm	169
8.4.1. The Algorithm COLUMN-FOLD	169
8.4.2. The Algorithm ROW-FOLD	171
8.4.3. The Solution Space	174
8.4.4. The Main Folding Algorithm	179
8.5. Experimental Results	180
8.6. Concluding Remarks	183
REFERENCES	185
INDEX	199

PREFACE

This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are concerned with issues such as solution representations, neighborhood structures, cost functions, approximation schemes, and so on, in order to obtain good design results in a reasonable amount of computation time. We hope that our experiences with the techniques we employed, some of which indeed bear **certain similarities for** different problems, could be useful as hints and guides for other researchers in applying the method to the solution of other problems.

Work reported in this monograph was partially supported by the National Science Foundation under grant MIP 87-03273, by the Semiconductor Research Corporation under contract 87-DP-109, by a grant from the General Electric Company, and by a grant from the Sandia Laboratories.

We gratefully acknowledge Professor Xianjin Yao's assistance in the preparation of the monograph.

SIMULATED ANNEALING FOR VLSI DESIGN