On-Chip Instrumentation
Neal Stollon

On-Chip Instrumentation

Design and Debug for Systems on Chip

Springer
When I started this book, I thought I understood the world of on-chip debug—after all, I had been part of one of the leading startups in the area for 5 years and had been a participant in a number of standard and industry organizations that were leading the world of on-chip debug and instrumentation into the next wave. As I gathered my materials, I grew more impressed by the day and by the month at the body of work that this topic has accumulated, in industry and in academia, in every nook and cranny of the embedded systems business, from embedded processor, to bus architecture, to FPGA, to IP development; engineers have developed and customized a truly impressive range of on-chip debug and instrumentation solutions to address and support their products and to enable an increasingly capable infrastructure that does much more than the prosaic word debug implies and starts to address the full potential of what on-chip instrumentation can truly provide for the electronics industry.

This book came about, in part, because of the lack of a comprehensive discussion of on-chip debug instrumentation. This seems to have been an area where the experts come about from on-the-job experience and in ad hoc methods. On-chip debug is an integral part of most modern processor and system on-chip (SoC) design, but in my experience it is not a topic given in-depth discussion in engineering school (universities take note). Most engineers’ experience of on-chip debug is limited to plugging into the JTAG port and running the software, with little understanding of what goes on within. This text tries to provide a general overview of the different types of on-chip debug that goes into a design.

This book is structured into three main sections; the first, Chaps. 1–7, is an introduction to the variety of concepts that make up on-chip debug, in particular looking at some of the history and well-established infrastructure, including an overview of JTAG from a debug, rather than test, point of view. It also looks at aspects of processor- and bus-level instrumentation and discusses multicore on-chip debug issues. The second section, Chaps. 8–11, addresses a number of the standards and industry efforts that are ongoing in areas ranging from instrument interfaces to JTAG advances, some of which, like Nexus and OCP-IP, I have been involved in, and others that have been a learning experience for me over the last year, all of which I believe will form the core basis for the next generation of on-chip debug. The third section, Chaps. 12–15, is a survey of some of the wide variety of commercially
supported solutions for on-chip debug, addressing a limited cross section of the types of on-chip instruments that are available for different processors and SoCs.

Some areas related to on-chip debug have been intentionally kept generic and out of the discussion to maintain the focus on the on-chip instrumentation. Notably, I have kept any detailed discussion of probes and host-based debugger software to a minimum, other than what is required to make the concepts of JTAG and trace understandable. This may seem unusual, but the reasons for this are two-fold. First, the topic of debug probe and software design is at least a book in itself. Second, the commercial business involved in probes and debug software is a significant business unit for most processor companies as well as the dozens of companies that provide probe and software solutions (many run by people I know) that address the range of debug options. To mention any one example in any detail would ignore the rest that are equally deserving of mention.

Few of the variety of instrumentation- and debug-related areas I cover are discussed exhaustively. This is due to both limitations on space and a large amount of supplemental detailed information available elsewhere for those who want to explore in more depth. Similarly, I have intentionally avoided discussion of some of the more advanced implementations, in order to keep the text accessible to a more general reader. For virtually all topics, I highly recommend the reader to directly contact the IP or chip vendor or standards group for more detailed and updated information on the topics. Those interested in instrumentation products can find an amount of online resources that address specific instrumentation solutions in minute detail. The amount of documentation available on MIPS EJTAG or ARM ETM, for example, can put page length of War and Peace to shame.

The standards-related activities are somewhat less well documented, in some cases because they are work in progress. However, there is a lot of follow-on information out there for those who search. So I have tried to focus on what I think are the interesting or unique parts of different instrumentation solutions, with the assumption that readers interested in more detail can find it.

I want to acknowledge a number of people in the industry who have helped me along the way, especially Rick Leatherman and the on-chip instrumentation team of the First Silicon Solutions group at MIPS, who got me started in thinking about on-chip instrumentation and who taught me far more they realize about on-chip debug technologies and the businesses involved. I also thank the current and past members of the Nexus IEEE 5000 Forum and members of the OCP-IP Debug Working Group, with special recognition to Bob Uvacek, my longtime compatriot in the working group.

Last, but by far not least, I want to acknowledge my family, without whom I am nothing. My wife Marcy, my daughters Courtney and Naomi, my son Eric, and my mom Rita Bickel Stollon (of blessed memory) were patient and understanding of the time I spent working on this book. Finally, I dedicate this book to my family but especially to my father Arthur Stollon (of blessed memory), who proofread everything I wrote while I was in school and taught me “be prepared to trudge thru the wilderness to get a change at the limelight”.

Dallas, TX
Neal Stollon
Contents

1 Introduction ........................................................................................................... 1
  1.1 The Need for On-Chip Debug ........................................................................ 1
  1.2 Instrument- (**in-silicon) and EDA- (Presilicon) Based Verification ............ 3
  1.3 SoC Debug Requirements .............................................................................. 7
  1.4 Instrumentation-Based Debug Infrastructure ............................................. 11

2 On-Chip Instrumentation Components ..................................................... 17
  2.1 Trace and Event Triggering ........................................................................... 17
  2.2 External Interfaces for On-Chip Instrumentation .......................................... 18
  2.3 Performance Analysis Using On-Chip Instrumentation ............................... 19
  2.4 On-Chip Logic and Bus Analysis ................................................................ 20
  2.5 On-Chip Instrumentation Examples .............................................................. 22
    2.5.1 Trace Monitoring and Interfaces ......................................................... 22
    2.5.2 Bus Logic Monitoring ......................................................................... 23
    2.5.3 Real-Time Data Exchange .................................................................. 25
  2.6 Multiprocessor Debug .................................................................................. 26

3 JTAG Use in Debug ....................................................................................... 31
  3.1 JTAG Pins ..................................................................................................... 32
  3.2 Test Access Port ............................................................................................ 35
  3.3 JTAG Registers ............................................................................................. 38
  3.4 JTAG Instructions .......................................................................................... 39
  3.5 Boundary-Scan Description Language ....................................................... 40
  3.6 The Road to JTAG: Historical Debug Approaches .................................... 44
    3.6.1 Background Debug Mode .................................................................... 47

4 Processor System Debug ............................................................................ 49
  4.1 A Processor Debug Instrument Implementation ........................................ 52
  4.2 Processor Trace Compression ....................................................................... 55
  4.3 Hunting Code Errors with Self-Trace ......................................................... 59
5 An On-Chip Debug System ................................................................. 61
5.1 OCDS Features ............................................................................. 62
  5.1.1 Debug Events ................................................................. 64
  5.1.2 Debug Event Actions ...................................................... 64
  5.1.3 Debug Registers ............................................................ 65
5.2 Operation Modes ......................................................................... 65
  5.2.1 Entering Communication Mode ............................................ 66
  5.2.2 Communication Mode Instructions ...................................... 66
  5.2.3 Monitor-to-Debugger Host Data Transfer (Receive).............. 67
  5.2.4 Debugger Host-to-Monitor Data Transfer (Send) ................. 67
  5.2.5 High-Level Synchronization ............................................. 67
5.3 OCDS Registers ........................................................................... 68
  5.3.1 Debug Task ID Register .................................................. 68
  5.3.2 Instruction Pointer Register ............................................. 68
  5.3.3 Hardware Trigger Comparison Registers ......................... 69
  5.3.4 Considerations on Accessing OCDS Registers .................. 69
5.4 OCDS JTAG Access .................................................................... 70
  5.4.1 Steps to Initialize the JTAG Module .................................. 72
5.5 OCDS Module Access .................................................................. 72
  5.5.1 Error Protection ............................................................ 72
5.6 OCDS JTAG I/O Instructions ....................................................... 74
5.7 OCDS JTAG Registers .................................................................. 76
5.8 Hardware Triggers ....................................................................... 77
  5.8.1 Structure of a Noninterruptible Monitor Routine ............... 79
  5.8.2 Structure of an Interruptible Monitor Routine .................... 79
  5.8.3 Debug Event Control Registers ....................................... 80
5.9 Additional Features ..................................................................... 81
  5.9.1 System Security ............................................................... 82
  5.9.2 Reset from the JTAG Side ................................................ 83
  5.9.3 Reset from the Chip/Processor Side ................................. 83
6 Bus System Debug ......................................................................... 85
6.1 On-Chip Buses ............................................................................ 85
6.2 Socket-Based SoC Design ........................................................... 87
  6.2.1 SoC Interconnect Complexities ........................................ 87
6.3 Bus-Level Integration ................................................................. 90
  6.3.1 Bus Master Monitoring .................................................... 91
  6.3.2 Peripheral Bus Monitoring ................................................ 91
  6.3.3 Slave Monitoring ............................................................ 91
6.4 Internal and External Alternatives for Bus Trace ......................... 92
6.5 Programmable Bus Performance Monitoring ............................. 93
6.6 Bus Performance Monitoring ....................................................... 94
6.7 On-Chip and Off-Chip Analysis ................................................ 98
6.8 Request Response Trace Bus Analysis ....................................... 101
  6.8.1 RRT Operations ............................................................. 103
  6.8.2 RRT Implementation ....................................................... 104
11.4   Multicore Nexus Debug Approaches ...................................................... 185
11.4.1  Input Tool-to-Target Messages .......................................................... 187
11.4.2  Output Target-to-Tool Messages ....................................................... 188
11.5  Nexus Product Implementations ............................................................ 189
11.6  Summary ................................................................................................. 193

12 MIPS EJTAG ............................................................................................. 195
12.1  EJTAG Instructions and Registers ......................................................... 197
12.2  PC Sampling .......................................................................................... 199
12.3  MIPS PDtrace™ ..................................................................................... 199
12.3.1  Trace Output Formats ...................................................................... 200
12.3.2  Trace Control Block Registers ....................................................... 204
12.4  TCB Trigger Logic Overview ................................................................. 206
12.5  PDtrace External Interface ..................................................................... 207
12.6  TCtrace IF .............................................................................................. 209
12.7  PDTRACE Operations ......................................................................... 210

13 ARM ETM ................................................................................................. 213
13.1  ETM Signals .......................................................................................... 213
13.1.1  External Signals ............................................................................ 214
13.2  ETM9 Registers .................................................................................... 216
13.3  Trace Interface ........................................................................................ 218

14 Infineon Multicore Debug Solution ............................................................ 219
14.1  MCDS Trace Protocol Definition ............................................................ 221
14.1.1  Data Trace .......................................................................................... 223
14.2  Debug Transactor: RUN Control Bus Master ....................................... 224
14.3  MCDS Run Control: On-Chip Debug Support ...................................... 225
14.3.1  BCU Level 1 (Bus-Observer Unit on the System Bus) ..... 227
14.3.2  Concurrent Debugging in Level 3 MCDS (Two-Channel Tracing) ..... 228
14.3.3  Debug Interface (Cerberus) (Debug Bus-Transactor Module) .......... 228
14.4  RW Mode and Communication Mode ................................................... 228
14.5  Multicore Break Switch ........................................................................ 229

15 EJTAG and Trace in Toshiba TX Cores ..................................................... 231
15.1  Processor Access Overview ................................................................... 232
15.2  Toshiba EJTAG Instructions and Registers .......................................... 233
15.3  Debug Exceptions ................................................................................... 235
15.4  Processor Debug Instructions and CP0 Registers ................................ 235
15.5  Break Functions ..................................................................................... 237
15.6  Output by PC Trace ............................................................................... 238

Index ............................................................................................................. 241