
SUBSTRATE NOISE

Analysis and Optimization for IC Design

SUBSTRATE NOISE

Analysis and Optimization for IC Design

Edoardo Charbon

University of California/Berkeley

Ranjit Gharpurey

Texas Instruments/Dallas

Paolo Miliozzi

Conexant Systems/Newport Beach

Robert G. Meyer

University of California/Berkeley

Alberto Sangiovanni-Vincentelli

University of California/Berkeley

KLUWER ACADEMIC PUBLISHERS

NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW

eBook ISBN: 0-306-48171-5
Print ISBN: 0-7923-7325-1

©2003 Kluwer Academic Publishers
New York, Boston, Dordrecht, London, Moscow

Print ©2001 Kluwer Academic Publishers
Dordrecht

All rights reserved

No part of this eBook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher

Created in the United States of America

Visit Kluwer Online at: <http://kluweronline.com>
and Kluwer's eBookstore at: <http://ebooks.kluweronline.com>

Contents

List of Figures	ix
List of Tables	xv
Acknowledgments	xix
1. INTRODUCTION	1
1. Substrate Noise Problem	2
2. Analyzing Substrate Noise Transport	3
3. Optimization in the Presence of Substrate Noise	5
4. Design Practices	7
5. Book Organization	8
2. NOISE COUPLING MECHANISMS	11
1. Substrate Noise Transmission	11
2. Substrate Injection Mechanisms	12
3. Substrate Reception Mechanisms	16
4. Delay Effect	17
3. ANALYSIS AND SIMULATION	21
1. Substrate Macromodels	21
2. Electromagnetic Formulation	22
3. Boundary Element Methods	24
4. Green's Function Computation	25
5. Computational Techniques	28
4. SUBSTRATE MODELING	33
1. Switching Noise and Noise Signatures	33
2. Use of Noise Signatures	34
3. Multi-Port Substrate Models	35
4. Generating Noise Signatures	37
5. Case Study	42
5. CONSTRAINT GENERATION	47

1. Local Noise Generators	47
2. Worst-Case Sensitivities	49
3. Case Study	50
6. OPTIMIZATION TECHNIQUES	61
1. Substrate-Aware Placement	62
2. Template-Based Extraction	69
3. Case Study	74
7. IMPACT OF SUBSTRATE ON PERFORMANCE	85
1. Feedback	86
2. Localized Potential Shifts	88
3. Thermal Noise	89
4. Substrate Losses	89
8. PHYSICAL DESIGN GUIDELINES	99
1. Characterizing Conduction	99
2. Characterizing Isolation	101
3. Improving Isolation Using Differential Circuits	107
4. Effects of Load Impedance	111
5. Impact of Guard Rings	112
6. Guard Rings in Single-Ended Circuits	115
7. Guard Rings in Differential Circuits	124
8. Dual Guard Rings	127
9. Buried Substrate Shields	128
9. CONCLUSION	135
Appendices	137
A– Boundary Element Method Derivations	137
1. Nonzero Depth Contact Calculation	137
2. Scaling Coefficient of Induction Matrix	138
B– Sensitivity Analysis	141
C– Convergence of Modified Placement Algorithms	145
1. Modification of Search Space	145
2. Substrate-Aware Placement	146
D– Measurement of Substrate Noise	147
1. DC Measurements	147
2. Small-Signal High-Frequency On-Wafer Measurements	151
3. Time-Domain Measurements	154
4. Frequency Domain Measurements	156
References	161

Contents vii

Index

169

List of Figures

1.1	Current flow of substrate noise through low-resistivity substrate with different injector/receptor configurations, assuming grounded backplate contact: (a) distant; (b) close surface contact	3
1.2	Map of delay skews due to non-ideal supply distribution. Darker tones represent greater, lighter ones smaller skew– Courtesy: Simplex Solutions	4
1.3	(a) PLL block diagram; (b) PLL floorplan with the rate of change of noise power at the VCO as a function of the direction in which divider D_3 is displaced (represented by arrows of different lengths)	7
1.4	Normalized switching noise signal amplitude observed at various locations on chip	8
2.1	Substrate cross-section of a CMOS inverter	11
2.2	Typical substrate doping profiles: high resistivity (left); low resistivity (right)	12
2.3	Noise spikes injected into substrate via impact ionization and capacitive coupling ($0.8\mu m$ and $0.6\mu m$ CMOS technologies). The waveforms shown were obtained with input waveforms of varying slew rates: note the different time scales of $2\mu s$, $200ns$, $20ns$, and $2ns$, while the input waveform is scaled accordingly	13
2.4	Injection and reception mechanisms for different types of devices	14
2.5	Body effect in MOSFETs	17
2.6	Analogy between interconnect crosstalk and substrate capacitive coupling	18
2.7	Standard cross-coupling model	19
3.1	Interface between regions of different conductivity	23

3.2	Physical meaning of Green's theorem	24
3.3	Substrate boundaries and contact resistance modeling	26
3.4	Multi-layer doping profiles	26
3.5	Discretization of non-abrupt doping profiles	28
4.1	Flow of the noise signature model generator	37
4.2	Power supply network	39
4.3	Test setup to evaluate a DDM	40
4.4	Time domain supply noise signature for C499	44
4.5	Time domain supply noise signature for C432	45
5.1	PLL Block Diagram	51
5.2	Example of noise injection from the substrate	52
5.3	Peak-to-peak jitter as function of the time delay among the local noise generators associated with every cell. The maximum substrate voltage is kept constant to $V_0 = 300mV$	54
5.4	Loop filter used in the PLL: (a) schematic, (b) model for substrate coupling analysis.	54
5.5	VCO basic cell	55
5.6	Basic VCO cells: (a) bias cell, (b) fully differential inverter	56
5.7	Substrate model implemented by SUBRES	57
5.8	(a) Divider's input/output waveforms; (b) Noise injected in the substrate obtained by SPICE simulations; (c) Model derived for the equivalent current source	58
5.9	Substrate noise sensed at the contact associated with the VCO	59
5.10	Layout of the VCO generated by VCOGEN	60
6.1	Object definition	62
6.2	Sensitivity of resistive macro-model from transformation of a component and its contacts	64
6.3	Mapping substrate onto fully connected graph $G_S(V, E)$	66
6.4	(a) Initial contact grid; (b) Reshuffling of contacts at high temperatures; (c) Resulting grid at lower temperatures	67
6.5	Resistive network reacting to high- and low-temperature contact reshuffling	68
6.6	Heuristic for the combined use of Sherman-Morrison and gradient based methods	68
6.7	Computation of update matrix δc based on contact displacement relative to template	69
6.8	Block diagram of the template-based substrate extraction algorithm	69
6.9	Speed-up mechanism for the extraction of large substrates	70

6.10	Elimination of all non-critical conductances and contacts	71
6.11	Block diagram of the modified template-based substrate extraction algorithm	73
6.12	(a) Displacement of contacts i and j in a single landscape. (b) Partitioning of substrate to minimize the number of different contacts for which $\nabla_{\mathbf{v}} \mathbf{c}$ need be computed explicitly	74
6.13	PLL schematic	75
6.14	Interconnect parasitics and substrate noise receptors	76
6.15	Estimated switching noise signal amplitude resulting from divider injection during SA. The signal was normalized with respect to the lowest constraint over the entire $1000 \times 1000 \mu\text{m}$ chip. Noise injection at (a) high; (b) medium and (c) low SA temperature	77
6.16	Error in substrate injection estimation using: (a) combined heuristic; (b) gradient based method only. All substrate violations using: (c) combined heuristic; (d) no substrate control	77
6.17	Microphotograph of the PLL integrated in the RAMDAC— Courtesy: Iason Vassiliou	78
6.18	R_{13} : sensitivity with respect to (a) epitaxial doping levels, (b) contact depth, (c) epitaxial depths	80
7.1	Accurate representation of substrate feedback in an amplifier	86
7.2	Substrate thermal noise sources	88
7.3	Bond-pad shield	90
7.4	Capacitor modeling issues: (a) Minimizing substrate current flow; (b) Capacitors in a differential mode; (c) Exact model of differential capacitors	91
7.5	An input and output matched LNA	93
7.6	Electrostatic discharge through parasitic substrate npn	97
8.1	Typical substrate doping profiles: high resistivity (left); low resistivity (right)	99
8.2	Impedance to ground for a single contact as a function of its width on a high-resistivity substrate	100
8.3	Impedance to ground for a single contact as a function of its width on a low-resistivity substrate with different values of epitaxial resistivity (1-15 Ωcm)	100
8.4	R_{10} and R_{12} simulations for a configuration with two $20\mu\text{m}$ square contacts as a function of their distance on a low-resistivity substrate	101

8.5	R_{10} and R_{12} simulations for a configuration with two $20\mu m$ square contacts as a function of their distance on a high-resistivity substrate	102
8.6	Isolation characterization ($C_{sub} = 0.3pF$): (a) electrical setup; (b) simulations; (c) geometry	103
8.7	Isolation characterization ($C_{sub} = 0.8pF$): (a) electrical setup; (b) simulations	105
8.8	Isolation characterization for high-resistivity substrates: (a) $C_{sub} = 0.3pF$; (b) $C_{sub} = 0.8pF$	106
8.9	Isolation characterization for differential configurations: (a) electrical setup; (b) simulations; (c) geometry	108
8.10	(a) Differential isolation on high-resistivity substrates with $C_{sub} = 0.8pF$. (b) Effect of mismatch on differential isolation	110
8.11	Effect of load impedance on isolation	111
8.12	Guard rings: (a) layout; (b) cross-section; (c), (d) equivalent models	113
8.13	Effect of guard rings on isolation: (a) low-resistivity; (b) high-resistivity substrates	114
8.14	Guard rings in high-resistivity substrates	115
8.15	Guard ring at the receiver end: (a) layout; (b) equivalent circuit	116
8.16	Guard ring configurations: (a) with an external ground connection; (b) with an internal ground connection	117
8.17	Guard ring simulations: (a) with an external ground connection; (b) with an internal ground connection	118
8.18	Guard ring simulations with internal ground connection	119
8.19	Guard ring: (a) layout; (b) substrate model	120
8.20	Modeling bond-wire noise in a guard ring	120
8.21	Guard ring isolation on a high-resistivity substrate ($\rho_{epitaxy} = 0.1\Omega cm$, $\rho_{bulk} = 20\Omega cm$, and $\rho_{epoxy} = 0$): (a) $d = 50\mu m$; (b) $d = 300\mu m$	122
8.22	Guard ring isolation on a high-resistivity substrate with floating backplate contact ($\rho_{epitaxy} = 0.1\Omega cm$, $\rho_{bulk} = 20\Omega cm$, and $\rho_{epoxy} = \infty$): (a) $d = 50\mu m$; (b) $d = 300\mu m$	123
8.23	(a) Isolation with substrate injection only. (b) Isolation with guard ring bond-wire noise only	125
8.24	Differential signal simulation: (a) with guard ring; (b) without guard ring	126
8.25	Isolation in a differential circuit with a guard ring	127
8.26	Dual guard ring layout	128

8.27	Cross-section and top view of various injector/receiver systems. Isolation with: (a) p+ buried layer; (b) buried oxide layer; (c) n+ buried layer	130
8.28	Physical model for p+-in-p shield	131
8.29	Physical model for oxide isolation	131
8.30	Physical model for p+-in-p shield	132
A.1	Nonzero depth contacts and dimensions	137
D.1	Test chip microphotograph	148
D.2	Simulated vs. experimental results	150
D.3	Simulated vs. experimental results	151
D.4	Two port setup for high-frequency measurement of substrate coupling using a network analyzer	152
D.5	Setup for measurement of transient substrate noise	155
D.6	Measurement set-up	157
D.7	Fabricated downconverter	158

List of Tables

4.1	Fitting parameters for an analytical model of a typical absorption pattern	41
4.2	Convergence of iterative refinement for different input patterns	43
5.1	Performance constraints obtained by the behavioral optimization of the VCO	53
5.2	Design specifications	58
5.3	Constraints obtained by the sensitivity analysis	59
5.4	Transistor sizes obtained by circuit optimization.	59
5.5	Results obtained on a DECstation 5000/125 and on a DECstation alpha (†).	60
6.1	PLL specifications	75
6.2	Placement statistics obtained on a DEC AlphaServer 2100 5/250	78
6.3	Noise injector and receptor statistics in the components of the PLL	79
6.4	CPU times on a DEC AlphaServer 2100 5/250 for the trend analysis for the proposed experiments on the PLL with 311 noise sources / receptors. The CPU times include DCT, parameter and sensitivity computation. For the calculation of 311 contacts the inversion of matrix \mathbf{P} was performed in 1525.0 seconds. The size of \mathbf{P} was 1244x1244	81
6.5	Substrate extraction in presence of varying technology parameters using method I (full extraction) and method II (sensitivity based extraction)	82

6.6	Mean and variance of the entries of matrix R as a function of depth variance. All values are referred to a mean depth of $1\mu\text{m}$. The execution times are reported for a uniform 10x10 contact grid	82
6.7	Selection of most suitable technology based on the probability of satisfying all constraints on substrate coupling resistances	83
8.1	The effect of guard rings on isolation	128

*to Tokiko, Arianna, Avni,
Anupa, Usha, Ana, Chiara,
Teresa, Tonino, Liz, Marica,
Andrea, Maria, Marco*

Acknowledgments

The authors would like to thank many of the former students at the University of California, Berkeley, who contributed to this book with discussions and comments. A special thank goes to Jason Vassiliou for designing some of the circuits presented here, Xiaojun Liu for implementing the switching behavioral model generator, Luca P. Carloni and Alberto Ferrari for discussions on substrate models, Amit Mehrotra and Stefano Zanella for help on phase noise and statistical modeling.

The authors are also grateful to Joel R. Phillips and Kenneth Kundert of Cadence Design Systems, Luis M. Silveira of INESC, Portugal, and Jacob White of the Massachusetts Institute of Technology for interactions on the numerical aspects of substrate noise extraction and substrate benchmarking. The authors would like to acknowledge Kannan Krishna and David Martin of Texas Instruments for insightful interactions and Raminderpal Singh of Cadence Design Systems for comments on the practical aspects of noise modeling.

Foreword

The understanding, prediction, and control of unforeseen interactions within integrated circuits has been a major impediment to the timely development of analog, mixed-signal, and high-performance digital integrated devices since the dawn of the industry in the 1960s. The most important of these have resulted from the effect of package lead impedance, thermal effects, and electrical interactions through the substrate. Since the physical origin of these was often not well understood, much less characterized and modeled, the interactions were often not evident until actual silicon devices were fabricated, requiring cycles of design changes to produce a manufacturable device.

This problem has become more severe as the complexity of mixed analog-digital integrated circuits has become ever greater, and the operating frequencies and bandwidths processed on chip have increased steadily. The semiconductor industry is moving towards an era in which analog and digital subsystems will reside together on large complex chips, resulting in far higher levels of integration than now. This can only occur if these unforeseen interactions can be more effectively predicted during the design process than is the case now, resulting in reasonable design cycles to achieve a manufacturable product.

This book addresses the critical problem of the modeling and characterization of interactions through the substrate, perhaps the most difficult of the classes of interactions to characterize and model. Solution of the problem involves finding modeling approaches that maintain the right compromise between computational complexity and degree of accuracy. Computational approaches that are well suited to the particulars of the problem, and finally developing design approaches that result in designs that are relatively insensitive to substrate interactions. The book provides an excellent summary of the state of the art in these areas.

Paul R. Gray