Index

2D NoC, 251
3-Partition, 203, 213

A
Access controller, 155
ACS, 118
Adaptive computer, 118
AddressEngine, 381
ALAdyn, 246
Algorithm
   AES encryption, 19
cryptography, 286
   DES, 41
   FFT, 19
   iMDCT, 19
theory, 200
   wavelet, 19
Algorithmic skeletons, 183
Allocation, 167, 171
Application dependent path decision, 358
Application domain, 102
Application specific instruction-set
   processor, 25, 27, 39–47, 293
Application specific integrated circuit, 27, 33,
   35, 36
Architecture
   adaptive computer, 120
description language, 99
dual-V_{DD}, 109
HoneyComb, 3
ReconOS, 275
rSoC, 120
ARM940T, 41
ASIC, see application specific integrated
circuit
ASIP, see application specific instruction-set
   processor
design methodology, 299
   validation, 308
Automatic speech recognition, 191
AutoVision, 376

B
Base region, 185
BestFit, 211, 218
Biconnected components, 231
Binary decision diagram, 239
Bit serial implementation, 419
BlockRAM, 434
Busmacro, 248
Butterfly unit, 39

C
CB, 29, 32, 37
Cells
   datapath, 11
   input/output, 13
   memory, 13
CFG, see control flow graph
CGRA, 118
Channel coding, 293
Channel vocoder analyzer, 184, 191
Checkpointing, 224
Class switch, 144
Clock gating, 15
CMDFG, 126, 127
CoCoMa, 129
Combitgen, 385
Communication
   infrastructure, 184, 277, 343
   inter-module, 59
   network, 9
   paradigm, 52
   system, 426
Compiler, 125
Component graph, 203
Comrade, 118
Configuration
frames, 163
prefetching, 112
protocol, 429
sequencing, 8
Connection box, 29, 32, 37
CoNoChi, 344
Context
anonymous access, 144
memory, 98
named, 144
persistent, 144
requirement, 77
ContrastEngine, 378
Control bus, 187
Control dataflow graph, 168
Control flow, 419
graph, 126
Control memory data flow graph, 126
Controller, 129
Convolutional codes, 296
Cooperative multitasking, 278
Coproces sor engine, 376
Core logic, 32, 35, 39
Countermeasures, 405
CPU/FPGA platform, 270
CRC model, 97
Crossbar, 55, 61

D
Data bus, 187
Datapath
generator, 32
unit, 164
DCO, see digitally controlled oscillator
Debugging, 259, 283
Dedicated routing block, 31, 32, 37
Defragmentation, 201–206, 211–214
Delegate thread, 279
Delta sigma ADC, 427
Design flow, 178, 350
Design space exploration, 272
Differential power analysis, 402
Digital filters, 418
Digitally controlled oscillator, 45
Discrete event-based system, 340
Dispatcher, 339
Distributed reconfiguration management, 424
Domain-specific customisation, 317
DPG, see datapath generator
DRB, see dedicated routing block
Driver assistance, 376
Dual-V<sub>DD</sub> architecture, see architecture
DynaCORE, 338, 372
Dynamic
binding, 410
partial reconfiguration, 194, 279, 376, 383
storage allocation, 211
Dynamically structured discrete event-based
system, 340

E
ECos, 281
EFPGA, see Embedded Field Programmable
Gate Array
Elliptic curve cryptography, 396
Embedded Field Programmable Gate Array, 25
Embedded system, 418
Energy efficiency, 315
Erlangen Slot Machine, 51, 69, 178, 186, 192,
197, 207
Execution model, 118, 274

F
Farm of pipes, 191
Farm skeleton, 189
Fault tolerance, 345
FIR filter, 35, 39
FirstFit, 204, 205, 211, 218
Fixed HD problem, 88
Fixed I-HD problem, 88
FLAME, 131
FlexiChaP, 293
FlexPath NP, 355
Floorplanning, 131
Fossy synthesis tool, 153
FPGA, 118, 199–219
Frame
cost model, 91
model, 90

G
General purpose processor, 25, 41
Generalized skeleton module, 186
GLACE, 131
Global navigation satellite system, 45
GNSS, see global navigation satellite system
GPP, see General Purpose Processor

H
H-RLP problem, 84
Hamming
distance power model, 403
weight power model, 403
Hard real-time, 421
Hardware
celleraetion, 376
assist, 339
multitasking, 278
scheduler, 279
task, 164, 422
threads, 273
Hardware/software partitioning, 272
HD problem, 87
Head-of-line blocking, 364
Hiding, 405
Hierarchy generation, 19
High order
functions, 183
skeleton, 184, 190
High-level synthesis, 118, 168, 287
Hypercontext, 77
Hyperreconfiguration, 76, 77, 178

I
I-HD problem, 87
I-HD-frame problem, 91
ICAP, 381, 386, 429
ILP, 119
Image processing, 286
Inherent parallelism, 418, 421
Inlining, 126
Input graphs, 166
Instruction pattern, 103
Instruction set architecture, 27
Integer linear program, 208, 215
Inter-task reconfiguration, 320
Interface class, 147
Intermediate
memory, 185
representation, 125, 127
Intermodule communication, 206
Internal memory, 186
Interval graph, 203
Intra-task reconfiguration, 320
IR, 125
ISA, see instruction set architecture

K
Karatsuba
ehanced Multi-Segment Karatsuba, 400
Karatsuba Multiplication, 398
Multi-Segment-Karatsuba, 399
Kernel driver, 283

L
LDPC codes, 297
LDPC decoder, 307
LE, see logic element
Least interference fit, 202, 205
Library of algorithmic skeletons, 184, 188
Linux, 283
LIS
IPF, 381
NPI, 381
LISA, 40, 301
LLVM, 134
Logic element, 28–32, 35–37, 39
array, 29, 31
cluster, 29, 36
core, 28, 35
Lower bound, 204, 219

M
MAC, 39
Masking, 112, 405
MatchingEngine, 382
Mathematical optimization, 200
Maximum defragmentation problem, 213
Mean time to failure, 239
Mean time to unsafe failure, 239
Mechatronic
controllers, 418
systems, 417
Median filter, 41
Memory
controller, 186
external memory, 186
management, 426
protection, 282
virtual, 123
Minimum bandwidth problem, 208
MIPS IV, 41
MMU, 123
Model based
design, 255
test, 262
Module
FSM, 423
library, 131
Monitoring, 284
Moore’s law, 3
Morph
FSM, 236
point, 237
state, 236
MTTF, see mean time to failure
MTTUF, see mean time to unsafe failure
Multi-context configuration tables, 320
Multi-grained, 8
Multi-level reconfigurable, 76
Multimode circuit, 162
Multiple frame write, 386
Multiplier, 39
Multitasking, 278
Multithreading, 270, 271, 280

N
Network on chip, 250, 343
Network processor, 336, 355
NOC, see network on chip
NP-complete, 202, 213
NP-hard, 201

O
Object switch, 144
Object tracking, 286
Online hardware/software partitioning, 224
Online packing, see packing, online
Open64, 134
Operating system, 270, 274
integration, 121
interface (OSIF), 276
overhead, 277, 283
Optical flow, 378
Orthogonal packing, see packing, orthogonal
OSIF, 276
OSSS, 142
Osss_contexts, 144
, 143
Osss_recon, 143

P
Packet spraying, 360
Packet-based communication, 9
Packing
online, 203–206
orthogonal, 203
problem, 202
strip, 203, 215, 218
Partial
dynamic reconfiguration, 274, 278
multi-context switching, 320
reconfigurable regions, 185, 350
reconfiguration, 201, 422
runtime reconfiguration, 211
Partitioning, 126
PDRC, 155
pseudo, 156
PHC problem, 83
Physical design, 131
Physical on-line routing, 254
Piezo-electric actuator, 430
Pipe skeleton, 189
PIRC, 155
Platform specific information, 255
Point-Addition, 397
Point-Double, 397
Point-Multiplication, 397
POSIX, 272
Privilege management, 282
PRN code, see pseudo random noise code
Process interfaces, 426
Processing element, 97, 339
Processor-like reconfiguration, 96
ProcessorDesigner, 301
Programming model
hierarchical, 16
multithreaded, 271
Pseudo random noise code, 45

Q
QuadMAC, 36
Quality of service, 256

R
Randomized rescheduling, 407
RASIP, see reconfigurable application specific
instruction-set processor
RCU, 118
Read-Modify-Writeback, 253
Readback, 346
Real-time operating system, 281
ReCoNet, 224
Reconfigurable
ccontroller, 421
function unit, 317
module, 164, 422
tile, 344
Reconfigurable application specific
instruction-set processor, 27, 45
Reconfigurable Multiple Bus, 60, 207
Reconfiguration, 247
FSM, 429
management, 346, 422
manager, 57, 62, 339
overhead, 166
profiles, 323
state graph, 165
throughput, 390
time, 390, 430
Reconfiguration decision graph, 341, 348
Reconfiguration management, 340
ReCoNode, 224
ReconOS, 178, 270
Relocatable hardware modules, 52
Resource
cost, 172, 281
instance binding, 170
  sharing, 169
  type binding, 169
RLP problem, 84
RMB, see Reconfigurable Multiple Bus
Routing switch, 29, 32, 37
RS, see routing switch
RSOC, 120
RTL parameterizable, 8
Runtime
    adaptive, 8
    information, 260
    reconfigurable, 77
    reconfiguration, 316
    routing technique, 10

S
Scheduling, 214
    one-dimensional, 202
    reconfiguration, 133
Script description template, 188
SDR, see software defined radio
SelectMAP, 429
ShapeEngine, 378
Shift register, 426
SHyRA, 81
Side channel attack, 401
Signal to noise ratio, 46
Simple power analysis, 402
Simulation
    bus functional simulation, 283
    model, RTL, 155
    model, SystemC, 143
Single event
    functional interrupt, 345
    upset, 345
Skeleton manager, 187
Slot, 155, 278
SNR, 46
SoC, see system on chip
Software defined radio, 45, 293
Spectral vectors, 191
SPP, 118
Static single assignment, 126
Stream parallelism, 184
Strip packing, see packing, strip
Structure
    functional, 434
    physical, 434

SUIF, 134
  Switch model, 78
  Switching point, 29–31, 36, 37
  System call, 273
  System design, 257
  System on chip, 25–27, 29, 32, 37, 39, 47, 362
  SystemC, 340

T
Tabu search, 214, 218
  Tag-matching, 321
  TaillightEngine, 378
  Target hardware, 422
Task
    marker, 424
    migration, 224
    morphing, 224
    pre-loading, 425
Thread, 271
    communication, 271, 277, 279
    creation, 273
    delegate, see delegate thread
    synchronization, 271, 279
    termination, 274
Timing backannotation, 151
TMS320C642, 46
Traveling salesman problem, 203
Triple Modular Redundancy, 224
Turbo codes, 296

V
Video and audio streaming, 65
  Video frame reconfiguration
    inter, 383
    intra, 383
Virtual architecture, 166
Virtual memory, see memory, virtual
Viterbi decoder, 28, 307
VPR, 35

W
Weakly programmable processor, 293
Wireless sensor networks, 315

X
XILINX Virtex-II, 201, 214

Y
Yield (OS call), 278, 280