## Index

### A
- Accelerators, 504
- Accountability, 396
- Across-chip, 168
- Active copy, 626
- Adaptive body biasing, 174
- Adaptive routing, 612
- Advanced Driver Assistance System (ADAS), 479
- Advanced Encryption Standard (AES), 9, 399, 412, 423, 424, 430, 528, 756
- Advance detection, 558
- Aging, 219, 233, 496, 554
- Aging-induced failures, 217
- Aging prediction, 466
- Analog-to-Digital Converter (ADC), 261, 293
- Analysis, 515
- ANSI-C, 109
- Antenna diversity, 317
- Application-Specific Integrated Circuit (ASIC), 8, 36, 101, 306, 762
- Arbiter, 373
- Associativity, 230
- Asymmetric cryptography, 401
- Asynchronous circuit, 366, 563
- Asynchronous NoC, 610
- Atomic subsystem, 626
- ATPG, 467
- Authentication, 752, 775
- Authenticity, 396
- Automobile as an electronic system, 35
- Automotive control system, 540
- Automotive electronic system, 607
- Automotive Safety Integrity Level (ASILs), 543
- Availability, 396

### B
- BandWidth (BW), 293, 341
- Baseband phase shifter, 261
- Base station (BS), 247, 309
- Bathtub curve, 179
- BCDMR, 95
- BCH ECC, 597
- Beamforming array, 269
- Behavioral synthesis, 102
- BE SRAM, 581
- Bias Temperature Instability (BTI), 207, 217
- Bill of Materials (BoM), 39
- BISER, 95
- Bit-enhancing SRAM, 225, 579
- Bit Error Rate (BER), 142, 214, 306, 341, 546, 594, 651, 683
- Body bias generator, 173
- Bose–Chaudhuri–Hocquenghem (BCH), 214
- Built-in plant model, 631
- Built-In Self-Test (BIST), 140, 217, 543, 557
- Burn-in, 555

### C
- C#, 48
- C, 36, 102, 523, 740
- C++, 36, 48, 525, 740
- Cache memory, 117
- Canary FF, 180, 184
- Capacitive coupling, 331, 335
- Capacitor Charging Model, 133
- C-based design, 492
- Centralized ECU, 607, 608
- Certification, 39, 40, 402
- Challenge-response authentication, 44, 396, 760
Channel allocator, 612
Characteristics, 204
Checkpointing, 77
Checkpoint recovery, 709
Checkpoint-Restart (CPR), 504
CheCL (Checkpointer for OpenCL), 505
Chip-ID, 775
Chip-Package-Board Co-Simulation, 133
Circuit simulation, 37, 443
Circuit simulator, 00
Clock skew, 369
Clock synchronization, 379
Cloud computing, 547
Coarse-Grained Reconfigurable Architecture (CGRA), 101
Code Division Multiple Access (CDMA), 248, 379
Common cause failures, 218, 558
Common Criteria (CC), 402, 433
Communication distance, 650
Complementary Metal-Oxide Semiconductor (CMOS), 8
Complexity, 12
Compliance, 28
Computer coordination using ns-order clock synchronization, 391
Confidentiality, 396
Connection, 326
Connectivity, 13, 299, 342
Connector, 326
Containment, 14
Control Data Flow Graph (CDFG), 491
Controller Area Network (CAN), 74, 699
Core Research of Evolutinal Science and Technology (CREST), 3
Correction, 449, 532
Correlation Power Analysis (CPA), 405, 408, 410, 430
Cosmic ray, 57, 59
Cost, 6
Counterexamples, 444
Countermeasures, 413, 425
Coverage, 309
Cryptographic circuit, 44
Cryptographic large-scale integrated circuit, 403
Cryptographic Module Validation Program (CMVP), 403
Current-mode, 614
Current-mode circuit, 614
Current–Mode Logic (CML), 614
Cyber-Physical System, 353
CyberWorkBench (CWB), 109, 737
Cyphering/deciphering, 44

D
3D, 211, 335, 342
DART Controller, 574
DART implementation guideline, 573
Data centers, 484
Data communication speed, 328
Data Encryption Standard (DES), 399, 404, 424
Data flit, 610
Data Flow Graph (DFG), 491
Data link, 00
Data transfer rate, 653
D band, 277
DC-to-DC converter, 661
D2D (Die-to-Die) variation, 165, 171
Deadline, 499
Deadlock, 618
Debugging, 444, 521
Decision-making, 6
Decoupling capacitor, 134, 145
Decryption, 771
Degradation, 12, 204, 369, 498, 554
Delay measurement, 559
Delay test, 495
Dependability, 6, 28
Dependability engineering, 27, 39, 42
Dependable Air, 252
Dependable Architecture with Reliability Testing (DART), 182, 219, 479, 495, 554
Dependable Responsive Multithreaded Processor (D-RMTP), 358, 694
Dependable SRAM, 543
Dependable VLSI system, 3, 15, 45
Dependable Wireless System (DWS), 251, 260
3DES, 399
Design and verification, 486
Design Automation (DA), 514
Design automation for dependability, 515
Design errors, 444
Design faults, 477
Design For Reliability (DFR), 117
Design For Testability (DFT), 424, 469
Design verification, 37
Design, 28, 29
Detected Unrecoverable Error (DUE), 74
Deterministic, 356
Detrimental outcome of systems failure, 41
Device, 204
Device parameters, 163
DICE, 94
Differential Power Analysis (DPA), 405, 407, 410
Diffractionmeter, 48
Digital Signal Processor (DSP), 9
Digital-to-Analog Converter (DAC), 174, 261, 294
Dimension-order routing, 617
3D integration, 342
Direct Power Injection (DPI), 140
Disaster message exchange, 678
Discrete Fourier Transform (DFT), 319
Distributed real-time system, 358, 693
3D LSI, 347
2D mesh, 610
Downconversion mixer, 261
3D-stacked multicore processor, 719
D-type Flip Flop (DFF), 186
Dual-Modulared-Redundancy (DMR), 44, 95, 234, 635, 709
3D-LSI, 719
3D-VLSI image sensor, 719
DVLSI program, 47
Dynamic Adaptive Redundant Architecture (DARA), 234
Dynamic Random Access Memory (DRAM), 8
Dynamic Voltage Scaling (DVS), 185

E
Economic viability, 41
Economy, 28
Electromagnetic, 129, 145
Electromagnetic Analysis (EMA), 411
Electromagnetic Compatibility (EMC), 129, 333
Electromagnetic Interference (EMI), 12, 130, 131, 145, 644
Electromagnetic susceptibility, 131, 144, 145
Electromigration (EM), 207
Electronic Control Unit (ECU), 4, 35, 540, 580, 607, 608, 655
Electronic Design Automation (EDA), 19
Electronic packaging, 334
Electronic system, 6
Electrostatic Discharge (ESD), 131
Embedded automaton, 736, 743
Embedded computer, 36
Embedded control, 5
Encoded link, 374
Encryption, 771, 775
Environment Protection Agency (EPA), 41
Erase, 211
Error, 13, 57, 59, 63
Error Check Code (ECC), 543
Error-Correcting Code (ECC), 44, 64, 214, 220, 228, 596
Error-prediction, 593
Evaluation Kit, 629
Event link, 00
Execution Modules (EM), 129
Extended dependable air, 254, 676
External IO core, 627

F
Fabrication, 29
Fail-operational system, 354
Fail-safe system, 354
Failure, 57, 58, 64
Failure In Time (FIT), 67
Failure Mode and Effect Analysis (FMEA), 41, 549
Failure Mode, Effects and Criticality Analysis (FMECA), 41
Fast Fourier Transform (FFT), 302
Fast Low-Latency Access with Seamless Handoff (FLASH), 315
Fault, 57, 58, 476
Fault analysis attack, 404, 405
Fault attacks, 423
Fault detection, 499
Fault Diagnosis and Repair, 497
Fault indication, 622
Fault Tree Analysis (FTA), 41, 549
Federal Information Processing Standard (FIPS), 403
Federal Information Processing Standards (FIPS) 140-2, 433
Federal Information Processing Standards Publication (FIPS PUB), 433
Feedback control, 354
Field-Effect Transistor (FETs), 282
Field Programmable Gate Array (FPGA), 8, 37, 76, 101, 223, 306, 505, 563, 571, 642, 736, 752
Field test, 495, 497, 555
Fifth-Generation, 48
Figure of Merit (FoM), 277, 296
FinFETs, 169
Finite State Machine (FSM), 440
FITs, 485
Flash memory, 210
Flexible Reliability Reconfigurable Array (FRRA), 44, 47, 102, 736, 743
FlexRay, 699
Flip-Flop (FF), 64, 180, 184
Flit header, 610
Flit, 610
Food & Drug Administration (FDA), 40
Formal analysis, 522
Formal Equivalence Checking, 525
Formal veriﬁcation, 46, 442, 444, 521
FPGA synthesis, 448
Frequency degradation, 555
Frequency-Division Multi-Access (FDMA), 247
Frequency Domain Equalizer (FDE), 261, 300
Front-end Integrated Circuit, 280
Functional safety, 574
Functions, 28

G
1G, 248
2G, 00
3G, 248, 315
4G, 248
5G (Five-G), 48
60 GHz broadband communication, 261
Game-changer, 48
Gate-level designs, 445
General-Purpose GPU (GPGPUs), 74
Glitch PUF, 752
Global clocks, 366
Globally Asynchronous Locally Synchronous (GALS), 44
Global Navigation Satellite Systems (GNSS), 382
Global Positioning System (GPS), 379, 675
Global synchronization, 381
Graphic Processing Unit (GPU), 9, 74, 505
Gross throughput (F-value), 255

H
Hamming, 411, 431
Hamming distance, 765, 789
Handover, 311, 380
Handshaking, 366
Hard-error, 59
Hard real-time, 37, 44, 352
Hard real-time communication, 00
Hard real-time processor, 695
Hardware Description Language (HDL), 531
Hardware-in-the-Loop, 540, 608
Hardware-In-the-Loop Simulation (HILS)540, 631
Head fit, 610
Hennessy, 36
Hese meth, 41
Heterogeneous Control Server (HCS), 688
Heterogeneous multiple-processor, 504
Heterogeneous network, 676
Heterogeneous wireless network, 250, 378
Heterogeneous wireless system, 299, 309, 675
Heterogeneous wireless telecommunications, 47
Hierarchical deployment, 37
Hierarchical design, 514
Hierarchical layer, 37
High-level functional description languages, 36
Highly flexible super integration (HFSI), 748
High-Performance Computer (HPS), 5
High temperatures, 327
Hot Carrier Injection (HCI), 206, 217
Humanoid robot, 693
Humidity, 327

I
IEC, 7, 40, 41
IEC61508, 562, 574
IEEE 802.11a, 315
I'm alive message, 628
Inactive copy, 626
Inductive coupling, 331, 335, 662
Industrial, Scientific and Medical (ISM) band, 661
In-field test, 47
Infrastructure as a Service (IaaS), 480
Insertion and extraction, 327
Instruction Set Simulator (ISS), 542
Instructions Per Cycle (IPCs), 231
Insulation, 327
Integrity, 396
Intellectual Property (IP), 11, 421
Interconnection, 326
Intermediate Frequency (IF), 280
Intermittent fault, 479, 498
International Electrotechnical Commission, 41
International Technology Roadmap for Semiconductors (ITRS), 211
Internet of Things (IoT), 27, 737
Internet Protocol (IP), 251, 311
I/O bandwidth, 334
Ionizing radiations, 12
IR-drop analysis, 565
ISCAS85, 457
ISM band, 661
ISO, 7, 40
ISO 26262, 543
ISO/IEC 15408, 433
ISO/IEC 19790, 433
ISO/IEC 24740, 698
ITC’99, 467

J
Japan Aerospace exploration Agency (JAXA), 20
Japan Science and Technology Agency (JST), 3

L
Latency, 3
Layers of hierarchy, 35
Index 797

LCD display, 653
LDPC, 593, 596
Leakage of keys, 413
Level Encoded Dual-Rail (LEDR), 613
Levels of security, 403
Line Edge Roughness (LER), 164, 166
Load tracking, 664
Local Oscillator (LO), 262
Location-Specific, 168
Logic debugging, 532
Logic emulation, 523
Logic simulation, 442, 523
Logic synthesis, 37
Logic verification, 522
Long spread codes, 678
Long Term Evolution (LTE), 248, 259, 315
Look-Up Table (LUT), 103
Low-Density Parity-Check (LDPC), 215, 596
Low-latency recovery, 710
Low-Noise Amplifier (LNA), 261, 280
Low power BIST, 566
Low-power operation, 275
Low-phase-noise oscillator, 275
Low-Voltage Differential Singaling (LVDS), 614
Lookup Table (LUT), 444

M
Machine-to-Machine M2M, 249
Makimoto, 8, 748
Malicious attack, 13, 44, 423
Manufacturing BoM (M-BoM), 39
Manycore processor, 635
MATLAB, 306
MDR-ROM, 413
Mean Time to Failure (MTTF), 42, 502
Memory BIST (MBIST), 142, 195, 776
Memory hierarchy, 115
MeP, 187
Microprocessor, 4
Millimeter-wave, 274, 331
MiniMIPS, 187
Mission statement, 15
Mobile Broadband Wireless Access (MBWA), 253, 279, 309, 316, 676
Mobile Terminal (MT), 312
Model-Based Development (MBD), 540
Model-In-the-Loop Simulation (MILS), 540
Monte Carlo simulation, 227
Moore’s law, 7, 44, 477
MOUSETRAP pipeline, 612
MTBF, 42
Multi-band receiver, 280
Multi-Bit Upset (MBU), 64
Multicarrier (MC), 316, 317
Multi-Cell Upset (MCU), 64, 80, 736
Multi-chip NoC, 609
Multimode FDE, 300
Multimode receiver, 299
Multi-physics, 37
Multiple-CPU Core Systems, 499
Multiple Node Transient (MNT), 63
Multiplexers (MUXs), 457
 Mutual Information Analysis (MIA), 405, 409, 422
N
NAND flash memory, 210, 593
Nanosecond (ns) order clock synchronization, 389
NASA, 41
National Nuclear Council (NNC), 41
Near-field communication, 645
Near-field magnetic probe, 134
Necessary condition, 452
Negative-Bias-Temperature Instability (NBTI), 196, 207, 217, 222, 225, 236, 554
Negative-first, 619
Netlist, 187
Network-on-Chip (NoC), 366, 499, 563, 607
Network selection, 687
Network selection scheme using positioning information, 379, 390
Networks, 482
NMOSFET monitor, 174
NoC router, 635
Noise Figure (NF), 282
Noise resistance, 333
Noncontact connection, 654
Non-recurrent engineering (NRE), 29, 101
Nonvolatile Memory (NVM), 4, 210, 593
Nuclear spallation reaction, 60

O
Oak Ridge National Laboratory (ORNL), 74
Off-line algorithm, 619
On-chip delay-time measurement, 178
On-chip networks, 499
On-chip test circuits, 47
On-Chip Waveform Monitoring (OCM), 135, 141, 146
Online algorithm, 619
Online self-test, 466
Open Compute Language (OpenCL), 505
Origins of threats, 14
T
Tail flit, 610
Tampering, 14, 402, 403, 776
TDMA, 248
Temperature and Voltage Monitor (TVM), 183, 221, 495, 564
Tamper resistance, 44, 418
Through-Silicon-Via (TSV), 335, 723
Time-Dependent Dielectric Breakdown (TDDB), 206, 217
Timeline, 28
Time-out detection, 614
Timing accuracy, 380, 382
Timing and synchronicity, 378
Timing errors, 442
TTTAN, 74
Total Cost of Ownership (TCO), 29
Transient fault, 479, 498
Transmission Line Coupler (TLC), 332, 336, 645, 647
Triple DES, 399
Triple Modular Redundancy Flip-Flop (TMR-FF), 92
Triple Modular Redundancy (TMR), 44, 72, 92, 107, 218, 234, 500, 721, 746
True Random Number Generator (TRNG), 402
Turn model, 619

V
Validation, 39, 40
Variability, 163
Variable Gain Amplifier (VGA), 280
Variation, 12, 163, 369
V-cycle, 540
Verification, 37, 46, 521
Verilog, 376
Vernier Delay Line (VDL), 179
Very-Large-Scale Integration (VLSI), 4
VHDL, 531
Vibration, 327
Vibration tolerance, 645
Visual tracking, 354
VLSI system, 6
V-model of systems engineering, 38
Voltage droop, 580

W
W-band, 275
Wideband amplifier, 275
WID (Within-Die) variation, 165, 171
Wi-Fi, 250
WiMAX, 315
Wireless cellular network, 247
Wireless connector, 653
Wireless dependability, 252
Wireless interconnection, 44, 330, 334, 645
Wireless Local Area Network (WLAN), 279, 309, 676
Wireless packaging, 652
Wireless Personal Area Network (WPAN), 253
Wireless power delivery, 333
Wireless power delivery systems, 659
Wireless power supply, 44
Wormhole switching, 610
Worst-case analysis, 164
Write/erase cycles, 216
Write-Trip-Point (WTP), 192, 227

X
X-by-wire, 479

Z
ZUIHO, 406, 427