address transformer, 88, 89
addressing of microinstructions
  combined, 21, 22
  compulsory, 11, 12
  natural, 16, 17, 73
  optimal, 81, 86
  special, 81, 82
algorithm, 2

block of GSA, 79
block representation of GSA, 80
Boolean
  function, 32
  space, 9
  variable, 7
class
  equivalence, 37
  pseudoequivalent states, 9
code transformer, 52
combinational circuit, 4
complex programmable logic device (CPLD), 32
compositional microprogram control unit (CMCU), 22
  with basic structure, 24
  with code sharing, 99
  with common memory, 72
computer aided design system
  ASYL, 9, 43
  DOMAIN, 43, 58
  ES Series, 58
  MAX+PLUS II, 58
  NOVA, 9
  Quartus, 58
  SIS, 58
  ZUBR, 43, 58
control memory content, 11
control unit, 2
data-path, 2
don’t care input assignment, 37
encoding of
classes of pseudoequivalent
  operational linear chains, 89
collections of microoperations, 36
components of
  elementary operational linear chains, 130
  operational linear chains, 109
  elementary operational linear chains, 120,
    122, 126
  fields of compatible microoperations, 35, 37
  operational linear chains, 102
ESPRESSO, 37, 108, 188, 216, 218
expanded microinstruction, 160, 161
field-programmable gate arrays (FPGA), 33,
  34
field-programmable logic devices (FPLD), 25,
  27, 34, 36, 39, 41, 42
finite state machine (FSM), 4
  Mealy, 5
  Moore, 5
generalized interval of Boolean space, 9, 82,
  84
generic array logic (GAL), 32, 33
graph-scheme of algorithm (GSA), 2, 3
  linear, 1, 22
  marked, 5
  transformed, 13, 18
  vertical, 40, 46
hardware description language (HDL), 57
input memory functions, 5
input of OLC, 23
Karnaugh map, 9, 37
logic circuit, 5, 16
logical condition, 1, 2
look-up table (LUT) element, 33, 37
macrocell, 32, 216
main input of
   EOLC, 121
   OLC, 23, 83
memory
   common, 72
   control, 3, 11
microinstruction
   control, 16
   operational, 16
microinstruction address, 11, 12
microoperation, 1–3, 6
microprogram, 2
microprogram control, 1, 2
microprogram control unit (MCU), 10, 11
microprogramming, 34–36, 39
multiplexer, 15, 16, 21
one-hot encoding of microoperations, 13, 35
operational linear chain, 81
operational linear chain (OLC), 23
optimal encoding of
   elementary operational linear chains, 121, 125
   operational linear chains, 107, 109
states, 9
output of OLC, 23
partition on
   classes of pseudoequivalent operational
   linear chains, 84
   classes of pseudoequivalent operational
   linear chains, 125
   classes of pseudoequivalent states, 9
product term, 7
programmable array logic (PAL), 32, 33
programmable logic array (PLA), 29, 30
programmable logic sequencer (PLS), 31, 32
programmable read-only memory (PROM), 27, 28
pseudoequivalent
   elementary operational linear chains, 126
   operational linear chain, 79
   states, 9
random-access memory (RAM), 34, 71
read-only memory (ROM), 9
register transfer level (RTL), 57
replacement of logical conditions, 44
special encoding of equivalence classes, 112
state
   assignment, 5, 6, 42, 43
   code, 72
   internal, 47
   pseudoequivalent, 9
   variables, 5
structure table of FSM, 70
sum of products (SOP), 7, 34
synthesis, 27, 31, 42, 43, 56
system-on-a-programmable chip (SoPC), 34
table of
   address transformer AT, 167
   address transformer TAS, 148
   code transformer TC, 156
   code transformer TOK, 153
   code transformer TSA, 145
transformation of
   addresses of OLC inputs, 139
   elementary OLC codes, 253
   initial GSA, 12
   microinstruction addresses, 88, 160
   object codes, 149, 206, 235
   OLC codes, 139, 190
   OLC output codes, 81
   structure table, 199
   transformed GSA, 82
   transformed
      GSA, 13, 18
      structure table, 200
transition
   formula, 69
   table, 75, 78
variable
   feedback, 71, 255
   state, 6, 77, 197
verticalization of GSA, 40, 224